Patent
Enhanced system sleep state support in servers using non-volatile random access memory
Reads0
Chats0
TLDR
In this article, a non-volatile random access memory (NVRAM) is used in a computer system to enhance support to sleep states, which includes a processor, a NVRAM that is byte-rewritable and byte-erasable, and power management (PM) module.Abstract:
A non-volatile random access memory (NVRAM) is used in a computer system to enhance support to sleep states. The computer system includes a processor, a non-volatile random access memory (NVRAM) that is byte-rewritable and byte-erasable, and power management (PM) module. A dynamic random access memory (DRAM) provides a portion of system address space. The PM module intercepts a request initiated by an operating system for entry into a sleep state, copies data from the DRAM to the NVRAM, maps the portion of the system address space from the DRAM to the NVRAM, and turns off the DRAM when transitioning into the sleep state. Upon occurrence of a wake event, the PM module returns control to the operating system such that the computer system resumes working state operations without the operating system knowing that the portion of the system address space has been mapped to the NVRAM.read more
Citations
More filters
Patent
Apparatus and method to provide cache move with non-volatile mass memory system
TL;DR: In this paper, a non-limiting embodiment of the non-volatile mass memory (NVM) has been proposed, in which a command originating from an initiator at a controller associated with a NVM coupled with a host device is received, the command being a command to write data that is currently resident in a memory of the host device to the NVM.
Patent
Power conservation by way of memory channel shutdown
TL;DR: In this article, the authors describe a method that includes deciding to enter a lower power state, and shutting down a memory channel in a computer system in response where thereafter other memory channels in the computer system remain active so that computer remains operative while the memory channel is shutdown.
Patent
Method and system for providing instant responses to sleep state transitions with non-volatile random access memory
TL;DR: In this article, a nonvolatile random access memory (NVRAM) is used in a computer system to provide instant responses to sleep state transitions, where the NVRAM is byte-rewritable and byte-erasable by the processor.
Patent
Associating energy consumption with a virtual machine
Bishop Brock,Tilman Gloekler,Charles R. Lefurgy,Karthick Rajamani,Gregory Scott Still,Malcolm S. Allen-Ware +5 more
TL;DR: In this paper, the authors discuss the associated processor and processor core energy consumption with a task such as a virtual machine, and present a trace record that is written to a trace buffer for a processor.
Patent
Low-power-consumption control circuit and storage device
TL;DR: In this paper, a low-power-consumption control circuit and a storage device with data power-down protection based on the low power consumption control circuit is presented. But the authors focus on the technical field of power source management of semiconductor storage devices.
References
More filters
Proceedings ArticleDOI
Architecting phase change memory as a scalable dram alternative
TL;DR: This work proposes, crafted from a fundamental understanding of PCM technology parameters, area-neutral architectural enhancements that address these limitations and make PCM competitive with DRAM.
Proceedings ArticleDOI
Scalable high performance main memory system using phase-change memory technology
TL;DR: This paper analyzes a PCM-based hybrid main memory system using an architecture level model of PCM and proposes simple organizational and management solutions of the hybrid memory that reduces the write traffic to PCM, boosting its lifetime from 3 years to 9.7 years.
Journal ArticleDOI
Phase-change random access memory: a scalable technology
Simone Raoux,Geoffrey W. Burr,Matthew J. Breitwisch,Charles T. Rettner,Y.-C. Chen,Robert M. Shelby,Martin Salinga,Daniel Krebs,Shih-Hung Chen,H.L. Lung,Chung H. Lam +10 more
TL;DR: This work discusses the critical aspects that may affect the scaling of PCRAM, including materials properties, power consumption during programming and read operations, thermal cross-talk between memory cells, and failure mechanisms, and discusses experiments that directly address the scaling properties of the phase-change materials themselves.
Proceedings ArticleDOI
Better I/O through byte-addressable, persistent memory
Jeremy P. Condit,Edmund B. Nightingale,Christopher Frost,Engin Ipek,Benjamin C. Lee,Doug Burger,Derrick Coetzee +6 more
TL;DR: A file system and a hardware architecture that are designed around the properties of persistent, byteaddressable memory, which provides strong reliability guarantees and offers better performance than traditional file systems, even when both are run on top of byte-addressable, persistent memory.
Proceedings ArticleDOI
NV-Heaps: making persistent objects fast and safe with next-generation, non-volatile memories
Joel Coburn,Adrian M. Caulfield,Akel Ameen D,Laura M. Grupp,Rajesh Gupta,Ranjit Jhala,Steven Swanson +6 more
TL;DR: A lightweight, high-performance persistent object system called NV-heaps is implemented that provides transactional semantics while preventing these errors and providing a model for persistence that is easy to use and reason about.