Journal ArticleDOI
Nanowire-based programmable architectures
Reads0
Chats0
TLDR
This work develops nanowire-based architectures which can bridge between lithographic and atomic-scale feature sizes and tolerate defective and stochastic assembly of regular arrays to deliver high density universal computing devices.Abstract:
Chemists can now construct wires which are just a few atoms in diameter; these wires can be selectively field-effect gated, and wire crossings can act as diodes with programmable resistance. These new capabilities present both opportunities and challenges for constructing nanoscale computing systems. The tiny feature sizes offer a path to economically scale down to atomic dimensions. However, the associated bottom-up synthesis techniques only produce highly regular structures and come with high defect rates and minimal control during assembly. To exploit these technologies, we develop nanowire-based architectures which can bridge between lithographic and atomic-scale feature sizes and tolerate defective and stochastic assembly of regular arrays to deliver high density universal computing devices. Using 10nm pitch nanowires, these nanowire-based programmable architectures offer one to two orders of magnitude greater mapped-logic density than defect-free lithographic FPGAs at 22nm.read more
Citations
More filters
Proceedings ArticleDOI
Analysis of Process Variations, Defects, and Design-Induced Coupling in Memristors
TL;DR: A physics-based classification and analysis of memristor fault origins and the resulting conclusions provides valuable feedback for the fabrication and the design of Memristor-based circuits and systems.
Proceedings ArticleDOI
Combining 2-level logic families in grid-based nanoscale fabrics
TL;DR: A new fabric architecture that combines different logic families in the same nanofabric that yields higher density for the applications mapped to it and significantly improves fault tolerance.
Journal ArticleDOI
High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing
TL;DR: It is argued that the proposed CMOS+MOLecular field-programmable gate array (FPGA) circuit architecture can be viewed as a very tight symbiotic integration of memory and logic functions for high-performance logic-in-memory computing.
Journal ArticleDOI
Nanowire Crossbar Logic and Standard Cell-Based Integration
Mian Dong,Lin Zhong +1 more
TL;DR: A crossbar cells design based on judicious use of silicon nanowires is proposed, which can provide a density advantage of more than four times over the traditional MOSFET circuits with the same process technology, while achieving close performance and consuming less than one third power.
Journal ArticleDOI
A Survey of Fault-Tolerance Algorithms for Reconfigurable Nano-Crossbar Arrays
Onur Tunali,Mustafa Altun +1 more
TL;DR: A concisely explain reconfigurable nano-crossbar arrays with their fault characteristics and models, and elaborate on two main fault-tolerance methodologies, namely defect-unaware and defect-aware approaches, with a short review on advantages and disadvantages.
References
More filters
Journal ArticleDOI
A laser ablation method for the synthesis of crystalline semiconductor nanowires
TL;DR: Studies carried out with different conditions and catalyst materials confirmed the central details of the growth mechanism and suggest that well-established phase diagrams can be used to predict rationally catalyst materials and growth conditions for the preparation of nanowires.
Journal ArticleDOI
Growth of nanowire superlattice structures for nanoscale photonics and electronics.
Mark S. Gudiksen,Lincoln J. Lauhon,Jianfang Wang,David C. Smith,Charles M. Lieber,Charles M. Lieber +5 more
TL;DR: Single-nanowire photoluminescent, electrical transport and electroluminescence measurements show the unique photonic and electronic properties of these nanowire superlattices, and suggest potential applications ranging from nano-barcodes to polarized nanoscale LEDs.
Book
CMOS VLSI Design : A Circuits and Systems Perspective
Neil Weste,David Money Harris +1 more
TL;DR: The authors draw upon extensive industry and classroom experience to introduce todays most advanced and effective chip design practices, and present extensively updated coverage of every key element of VLSI design, and illuminate the latest design challenges with 65 nm process examples.
Journal ArticleDOI
Directed Assembly of One-Dimensional Nanostructures into Functional Networks
TL;DR: It is shown that nanowires can be assembled into parallel arrays with control of the average separation and, by combining fluidic alignment with surface-patterning techniques, that it is also possible to control periodicity.