scispace - formally typeset
Journal ArticleDOI

Nanowire-based programmable architectures

Reads0
Chats0
TLDR
This work develops nanowire-based architectures which can bridge between lithographic and atomic-scale feature sizes and tolerate defective and stochastic assembly of regular arrays to deliver high density universal computing devices.
Abstract
Chemists can now construct wires which are just a few atoms in diameter; these wires can be selectively field-effect gated, and wire crossings can act as diodes with programmable resistance. These new capabilities present both opportunities and challenges for constructing nanoscale computing systems. The tiny feature sizes offer a path to economically scale down to atomic dimensions. However, the associated bottom-up synthesis techniques only produce highly regular structures and come with high defect rates and minimal control during assembly. To exploit these technologies, we develop nanowire-based architectures which can bridge between lithographic and atomic-scale feature sizes and tolerate defective and stochastic assembly of regular arrays to deliver high density universal computing devices. Using 10nm pitch nanowires, these nanowire-based programmable architectures offer one to two orders of magnitude greater mapped-logic density than defect-free lithographic FPGAs at 22nm.

read more

Citations
More filters
Book

Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation

Scott Hauck, +1 more
TL;DR: This book is intended as an introduction to the entire range of issues important to reconfigurable computing, using FPGAs as the context, or "computing vehicles" to implement this powerful technology.
Book

FPGA Architecture: Survey and Challenges

TL;DR: This survey reviews the historical development of programmable logic devices, the fundamental programming technologies that the programmability is built on, and then describes the basic understandings gleaned from research on architectures.
Journal ArticleDOI

Reconfigurable Silicon Nanowire Transistors

TL;DR: This novel nanotransistor technology makes way for a simple and compact hardware platform that can be flexibly reconfigured during operation to perform different logic computations yielding unprecedented circuit design flexibility.
Journal ArticleDOI

Beyond von Neumann—logic operations in passive crossbar arrays alongside memory operations

TL;DR: It is demonstrated here that 14 of 16 Boolean functions can be realized with a single BRS or CRS cell in at most three sequential cycles, making logic-in-memory applications feasible.
Journal ArticleDOI

Self-organized computation with unreliable, memristive nanodevices

TL;DR: This work proposes to mitigate device shortcomings and exploit their dynamical character by building self-organizing, self-healing networks that implement massively parallel computations, useful for complex pattern recognition problems.
References
More filters
Journal ArticleDOI

Nanoscale molecular-switch devices fabricated by imprint lithography

TL;DR: In this article, a single molecular monolayer of bistable rotaxanes sandwiched between two 40-nm metal electrodes was fabricated using imprint lithography, and it was observed that it has high on-off ratios and reversible switching properties.
Proceedings ArticleDOI

Directional and single-driver wires in FPGA interconnect

TL;DR: This work advocates the need for this shift to single-driver wiring by investigating the necessary architectural and circuit design changes and it is shown that larger circuits tend to realize larger savings.
Journal ArticleDOI

Self-assembled growth of epitaxial erbium disilicide nanowires on silicon (001)

TL;DR: ErSi2 nanowires are less than one nanometer high, a few nanometers wide, close to a micron long, crystallographically aligned to 〈110〉Si directions, straight, and atomically regular.
Journal ArticleDOI

Stochastic assembly of sublithographic nanoscale interfaces

TL;DR: It is shown that if coded nanowires are chosen at random from a sufficiently large population, it can ensure that a large fraction of the selectednanowires have unique addresses and an O(N/sup 2/) procedure to discover the addresses which are present is given.
Related Papers (5)