Proceedings ArticleDOI
Optimizing Arithmetic Elements For Signal Processing
T.K. Callaway,Earl E. Swartzlander +1 more
- pp 91-100
Reads0
Chats0
About:
The article was published on 1992-10-28. It has received 72 citations till now. The article focuses on the topics: Digital signal & Asynchronous circuit.read more
Citations
More filters
Journal ArticleDOI
Processor design for portable systems
TL;DR: The importance of idle energy reduction and the joint optimization of hardware and software will be examined for achieving the ultimate in low-energy, high-performance design.
Journal ArticleDOI
Optimizing power using transformations
TL;DR: The results indicate that more than an order of magnitude reduction in power can be achieved over current-day design methodologies while maintaining the system throughput; in some cases this can be accomplished while preserving or reducing the implementation area.
Journal ArticleDOI
Power conscious CAD tools and methodologies: a perspective
Dharmesh Singh,Jan M. Rabaey,Massoud Pedram,Francky Catthoor,S. Rajgopal,Naresh Kumar Sehgal,Thomas J. Mozdzen +6 more
TL;DR: The CAD tools and methodologies required to effect efficient design for low power are described in the form of a tutorial and an attempt is made to provide commercial CAD tool vendors with an understanding of the needs and time frames for new CAD tools supporting low power design.
Journal ArticleDOI
Low-power digital filtering using approximate processing
TL;DR: An algorithmic approach to the design of low-power frequency-selective digital filters based on the concepts of adaptive filtering and approximate processing to reduce the total switched capacitance by dynamically varying the filter order based on signal statistics.
Proceedings ArticleDOI
Closing the power gap between ASIC and custom: an ASIC perspective
David Chinnery,Kurt Keutzer +1 more
TL;DR: Using these methods, it is believed that the power gap between ASICs and custom circuits can be closed to within /spl times/2.
References
More filters
Book
Computer Architecture: A Quantitative Approach
TL;DR: This best-selling title, considered for over a decade to be essential reading for every serious student and practitioner of computer design, has been updated throughout to address the most important trends facing computer designers today.
Journal ArticleDOI
A Suggestion for a Fast Multiplier
TL;DR: A design is developed for a multiplier which generates the product of two numbers using purely combinational logic, i.e., in one gating step, using straightforward diode-transistor logic.
Book
Principles of CMOS VLSI Design: A Systems Perspective
Neil Weste,K Eshraghian +1 more
TL;DR: CMOS Circuit and Logic Design: The Complemenatry CMOS Inverter-DC Characteristics and Design Strategies.
PRINCIPLES OF CMOS VLSI DESIGN A Systems Perspective Second Edition
Neil Weste,Kamran Eshraghian +1 more
Abstract: Introduction to CMOS Circuits. Introduction. MOS Transistors. MOS Transistor Switches. CMOS Logic. Circuit Representations. CMOS Summary. MOS Transistor Theory. Introduction. MOS Device Design Equation. The Complemenatry CMOS Inverter-DC Characteristics. Alternate CMOS Inverters. The Differential Stage. The Transmission Gate. Bipolar Devices. CMOS Processing Technology. Silicon Semiconductor Technology: An Overview. CMOS Technologies. Layout Design Rules. CAD Issues. Circuit Characterization and Performance Estimation. Introduction. Resistance Estimation. Capacitance Estimation. Inductance. Switching Characteristics. CMOS Gate Transistor Sizing. Power Consumption. Determination of Conductor Size. Charge Sharing. Design Margining. Yield. Scaling of MOS Transistor Dimensions. CMOS Circuit and Logic Design. Introduction. CMOS Logic Structures. Basic Physical Design of Simple Logic Gates. Clocking Strategies. Physical and Electrical Design of Logic Gates. 10 Structures. Structured Design Strategies. Introduction. Design Economics. Design Strategies. Design Methods. CMOS Chip Design Options. Design Capture Tools. Design Verification Tools. CMOS Test Methodolgies. Introduction. Fault Models. Design for Testability. Automatic Test Pattern Generation. Design for Manufacturability. CMOS Subsystem Design. Introduction. Adders and Related Functions. Binary Counters. Multipliers and Filter Structures. Random Access and Serial Memory. Datapaths. FIR and IIR Filters. Finite State Machines. Programmable Logic Arrays. Random Control Logic.
Journal ArticleDOI
High-Speed Arithmetic in Binary Computers
TL;DR: Methods of obtaining high speed in addition, multiplication, and division in parallel binary computers are described and then compared with each other as to efficiency of operation and cost.