scispace - formally typeset
Journal ArticleDOI

Symmetry-Eliminating Design Space Exploration for Hybrid Application Mapping on Many-Core Architectures

Reads0
Chats0
TLDR
A novel meta-heuristic DSE approach that eliminates architectural symmetries by abstracting the problem to a clustering of tasks and their mapping to processor types and shows that a DSE equipped with the novel symmetry-eliminating search space and the proposed learning techniques clearly outperforms a state-of-the-art approach known from literature in terms of the quality of the gained implementation classes.
Abstract
Large scale many-core systems are able to execute concurrently changing mixes of different parallel applications. Hybrid application mapping combines the strengths of design-time exploration/analysis of resource constellations for task-to-core mappings with the flexibility of choosing concrete mappings at run time. However, state-of-the-art design space exploration (DSE) techniques so far ignore the problem of symmetries in modern heterogeneous architectures: not only recurring patterns in the architecture but the mapping of tasks to instances of the same processor type may unnecessarily increase the search space by redundant, symmetrical implementations which typically affects the quality of the DSE. As a remedy, we propose a novel meta-heuristic DSE approach that eliminates architectural symmetries by abstracting the problem to a clustering of tasks and their mapping to processor types. However, we demonstrate that simple task clustering and type mappings may again introduce encoding symmetries in our search space. Thus, we present a formulation of the task clustering and type mapping as a 0–1 integer linear program (ILP) which eliminates all architectural as well as encoding symmetries from the search space. We also contribute a formal feasibility check to ensure that only implementations with at least one feasible concrete mapping are considered. To further improve the search process for feasible solutions, we apply satisfiability modulo theories-like learning techniques: from each infeasible implementation, we extract conditions why the implementation is infeasible and enrich our 0–1 ILP by additional constraints continuously during the DSE. Experimental results show that a DSE equipped with the novel symmetry-eliminating search space and the proposed learning techniques clearly outperforms a state-of-the-art approach known from literature in terms of the quality of the gained implementation classes.

read more

Citations
More filters
Journal ArticleDOI

Time-Critical Systems Design: A Survey

TL;DR: This paper presents a survey regarding various aspects of designing time-critical computing systems.
Journal ArticleDOI

Mapping techniques in multicore processors: current and future trends

TL;DR: An overview and classification of mapping algorithms that would facilitate graphical interpretation of the known techniques are provided, along with performance, energy consumption, communication cost, reliability, or thermal management on different target architectures.
Journal ArticleDOI

Compilation of Dataflow Applications for Multi-Cores using Adaptive Multi-Objective Optimization

TL;DR: The experimental results demonstrate that the proposed adaptive DSE strategies clearly outperform a state-of-the-art DSE approach known from literature in terms of the quality of the gained implementations as well as exploration times.
Journal ArticleDOI

Symmetry in Software Synthesis

TL;DR: In this paper, the authors present a formal framework that can determine the inherent local and global symmetry of architectures and applications algorithmically and leverage these for problems in software synthesis, based on the mathematical theory of groups and a generalization called inverse semigroups.
Proceedings ArticleDOI

RewardProfiler: A Reward Based Design Space Profiler on DVFS Enabled MPSoCs

TL;DR: This paper proposes a hybrid approach of resource mapping technique on DVFS enabled MPSoC, which is suitable for IDE integration due to the reduced design points in the methodology resulting in significant reduction in profiling time.
References
More filters
Journal ArticleDOI

Networks on chips: a new SoC paradigm

TL;DR: Focusing on using probabilistic metrics such as average values or variance to quantify design objectives such as performance and power will lead to a major change in SoC design methodologies.
Proceedings ArticleDOI

Route packets, not wires: on-chip interconnection networks

TL;DR: This paper introduces the concept of on-chip networks, sketches a simple network, and discusses some challenges in the architecture and design of these networks.
Book ChapterDOI

Multiobjective Optimization Using Evolutionary Algorithms - A Comparative Case Study

TL;DR: In this paper an extensive, quantitative comparison is presented, applying four multiobjective evolutionary algorithms to an extended 0/1 knapsack problem.
Book

Real-Time Systems: Design Principles for Distributed Embedded Applications

TL;DR: Real-Time Systems offers a splendid example for the balanced, integrated treatment of systems and software engineering, helping readers tackle the hardest problems of advanced real-time system design, such as determinism, compositionality, timing and fault management.
Journal ArticleDOI

Combining convergence and diversity in evolutionary multiobjective optimization

TL;DR: Based on the concept of -dominance, new archiving strategies are proposed that overcome this fundamental problem and provably lead to MOEAs that have both the desired convergence and distribution properties.
Related Papers (5)