scispace - formally typeset
S

Srinivas Devadas

Researcher at Massachusetts Institute of Technology

Publications -  498
Citations -  35003

Srinivas Devadas is an academic researcher from Massachusetts Institute of Technology. The author has contributed to research in topics: Sequential logic & Combinational logic. The author has an hindex of 88, co-authored 480 publications receiving 31897 citations. Previous affiliations of Srinivas Devadas include University of California, Berkeley & Cornell University.

Papers
More filters
Journal ArticleDOI

CD4 and CD8 binding to MHC molecules primarily acts to enhance Lck delivery

TL;DR: A model of TCR and coreceptor binding and activation is developed and it is found that relatively small differences in the MHC binding properties of CD4 and CD8 suggest that the role of the coreceptor in the targeted delivery of Lck to the relevant TCR-CD3 complex is their most important function.
Journal ArticleDOI

AEGIS: A single-chip secure processor

TL;DR: A single-chip secure processor called Aegis incorporates mechanisms to protect the integrity and privacy of applications from physical attacks as well as software attacks, and physically secure systems can be built using this processor.
Patent

Authentication with physical unclonable functions

TL;DR: Physical Unclonable Functions (PUFs) for authentication can be implemented in a variety of electronic devices including FPGAs, RFIDs, and ASICs as discussed by the authors, which can be used to authenticate a target object with a PUF.
Proceedings ArticleDOI

Retiming sequential circuits for low power

TL;DR: A method of estimating power in pipelined sequential CMOS circuits that accurately models the correlation between the vectors applied to the combinational logic of the circuit is given.
Proceedings ArticleDOI

DAWG: a defense against cache timing attacks in speculative execution processors

TL;DR: DAWG as mentioned in this paper is a generic mechanism for secure way partitioning of set associative structures including memory caches, which can be implemented on a processor with minimal modifications to modern operating systems.