scispace - formally typeset
Journal ArticleDOI

A 345 mW Heterogeneous Many-Core Processor With an Intelligent Inference Engine for Robust Object Recognition

Reads0
Chats0
TLDR
A heterogeneous many-core processor is presented that realizes the UVAM algorithm, which incorporates the familiarity map on top of the saliency map for the search of attentive points, to achieve fast and robust object recognition of cluttered video sequences.
Abstract
Fast and robust object recognition of cluttered scenes presents two main challenges: (1) the large number of features to process requires high computational power, and (2) false matches from background clutter can degrade recognition accuracy. Previously, saliency based bottom-up visual attention [1,2] increased recognition speed by confining the recognition processing only to the salient regions. But these schemes had an inherent problem: the accuracy of the attention itself. If attention is paid to the false region, which is common when saliency cannot distinguish between clutter and object, recognition accuracy is degraded. In order to improve the attention accuracy, we previously reported an algorithm, the Unified Visual Attention Model (UVAM) [3], which incorporates the familiarity map on top of the saliency map for the search of attentive points. It can cross-check the accuracy of attention deployment by combining top-down attention, searching for “meaningful objects”, and bottom-up attention, just looking for conspicuous points. This paper presents a heterogeneous many-core (note: we use the term “many-core” instead of “multi-core” to emphasize the large number of cores) processor that realizes the UVAM algorithm to achieve fast and robust object recognition of cluttered video sequences.

read more

Citations
More filters
Journal ArticleDOI

Standby-Power-Free Integrated Circuits Using MTJ-Based VLSI Computing

TL;DR: The advantages of employing spintronic devices, especially magnetic tunnel junction (MTJ) devices with CMOS circuits, are discussed, and the current status of the MTJ-based VLSI computing paradigm is presented along with its prospects and remaining challenges.
Journal ArticleDOI

A Sparse Coding Neural Network ASIC With On-Chip Learning for Feature Extraction and Encoding

TL;DR: This work presents an ASIC that is designed to learn and extract features from images and videos and reduces the power consumption and energy efficiency to take advantage of the error resilience of the algorithm.
Journal ArticleDOI

A 320 mW 342 GOPS Real-Time Dynamic Object Recognition Processor for HD 720p Video Streams

TL;DR: A heterogeneous multi-core processor is proposed to achieve real-time dynamic object recognition on HD 720p video streams to reduce the required computing power for HD object recognition based on enhanced attention accuracy and achieve 2.72 times performance improvement and 2.54 times per-pixel energy reduction compared to the previous state-of-the-art.
Journal ArticleDOI

CMOS-3D Smart Imager Architectures for Feature Detection

TL;DR: The paper describes the different kind of algorithms featured and the circuitry employed at top and bottom tiers, and the Gaussian pyramid is implemented with a switched-capacitor network in less than 50 μs, outperforming more conventional solutions.
Proceedings ArticleDOI

A 646GOPS/W multi-classifier many-core processor with cortex-like architecture for super-resolution recognition

TL;DR: This paper presents a multi-classifier many-core processor combining the HMAX and SIFT approaches on a single chip that can recognize more than 200 objects in real-time by context-aware feature matching.
References
More filters
Journal ArticleDOI

Distinctive Image Features from Scale-Invariant Keypoints

TL;DR: This paper presents a method for extracting distinctive invariant features from images that can be used to perform reliable matching between different views of an object or scene and can robustly identify objects among clutter and occlusion while achieving near real-time performance.
Journal ArticleDOI

ANFIS: adaptive-network-based fuzzy inference system

TL;DR: The architecture and learning procedure underlying ANFIS (adaptive-network-based fuzzy inference system) is presented, which is a fuzzy inference System implemented in the framework of adaptive networks.
Journal ArticleDOI

A model of saliency-based visual attention for rapid scene analysis

TL;DR: In this article, a visual attention system inspired by the behavior and the neuronal architecture of the early primate visual system is presented, where multiscale image features are combined into a single topographical saliency map.

A model of saliency-based visual attention for rapid scene analysis

Laurent Itti
TL;DR: A visual attention system, inspired by the behavior and the neuronal architecture of the early primate visual system, is presented, which breaks down the complex problem of scene understanding by rapidly selecting conspicuous locations to be analyzed in detail.
Book ChapterDOI

Shifts in selective visual attention: towards the underlying neural circuitry.

TL;DR: This study addresses the question of how simple networks of neuron-like elements can account for a variety of phenomena associated with this shift of selective visual attention and suggests a possible role for the extensive back-projection from the visual cortex to the LGN.
Related Papers (5)