Metastability of CMOS latch/flip-flop
Lee-Sup Kim,Robert W. Dutton +1 more
TLDR
In this article, the authors used the AC small-signal analysis in the frequency domain instead of the usual time-domain approach to obtain the optimal device size, aspect ratio, and configurations for the design of the metastable hardened CMOS latch/flip-flops.Abstract:
Optimal device size, aspect ratio, and configurations for the design of the metastable hardened CMOS latch/flip-flops are obtained by using the AC small-signal analysis in the frequency domain instead of the usual time-domain approach. The Miller effect on the metastability is investigated for the configurations which have a better metastable resolving capability. The mean time between failure (MTBF) was measured, and the result verifies this new design approach. The power supply disturbance and temperature variation effects on the metastability were also measured, and the data show that a 0.75-V change of power supply voltage and 75 degrees C change of chip temperature cause a four orders of magnitude difference in the MTBF. The simulation results using the AC small-signal frequency-domain analysis agree well with the measurement data for the different power supply voltages and chip temperatures, confirming that an AC small-signal approach can be used more widely for the design of metastable hardened latch/flip-flops. The other parameters are discussed in terms of their effects on the latch/flip-flop's susceptibility to the metastable state. >read more
Citations
More filters
Journal ArticleDOI
A high-speed clamped bit-line current-mode sense amplifier
T.N. Blalock,Richard C. Jaeger +1 more
TL;DR: In this article, a clamped bit-line current-mode sense amplifier that maintains a low-impedance fixed potential on the bit lines is introduced, which is achieved by relocating the large bitline capacitance to a node within the sense amplifier, with only a minimal effect on the speed of the circuit.
Proceedings ArticleDOI
Pausible clocking: a first step toward heterogeneous systems
K.Y. Yun,R.P. Donohue +1 more
TL;DR: A novel communication scheme, which is guaranteed to be free of synchronization failures, amongst multiple synchronous modules operating independently, is described, which functions reliably up to the local clock frequency of 220 MHz (according to SPICE simulation).
Journal ArticleDOI
Metastability and Synchronizers: A Tutorial
TL;DR: This tutorial provides a glimpse into the theory and practice of metastability, which can arise whenever a signal is sampled close to a transition, leading to indecision as to its correct value.
Journal ArticleDOI
Miller and noise effects in a synchronizing flip-flop
C. Dike,Edward A. Burton +1 more
TL;DR: In this paper, the effects of Miller coupling and thermal noise on a synchronizing flip-flop are described and a worst case mean-time-between-failure bound is established.
Journal ArticleDOI
High speed true random number generator based on open loop structures in FPGAs
TL;DR: The proposed architecture is very simple and generic as it is based on an open loop structure with no specific component such as pll, which allows higher bit rates while maintaining provable unconditional security.
References
More filters
Journal ArticleDOI
Static-noise margin analysis of MOS SRAM cells
TL;DR: In this article, the stability of both resistor-load (R-load) and full-CMOS SRAM cells is investigated analytically as well as by simulation, and explicit analytic expressions for the static-noise margin (SNM) as a function of device parameters and supply voltage are derived.
Journal ArticleDOI
Anomalous Behavior of Synchronizer and Arbiter Circuits
T.J. Chaney,Charles E. Molnar +1 more
TL;DR: Observations are shown of oscillatory and metastable behavior of flip-flops in response to logically undefined input conditions such as those that occur in synchronizers and arbiters.
Journal ArticleDOI
The behaviour of flip-flops used as synchronizers and prediction of their failure rate
TL;DR: It is shown first, theoretically as well as experimentally, that the average rate of system failures, due to the occurrence of metastable states (MSSs), is independent of circuit noise.
Journal ArticleDOI
Metastability behavior of CMOS ASIC flip-flops in theory and test
TL;DR: Results from measurements and circuit simulation indicate that different criteria for optimizing flip-flop performance should be used for synchronizers and for those applications where the observation of timing constraints imposed on flip- flop input signals can be guaranteed.