scispace - formally typeset
Journal ArticleDOI

Towards an analog system design environment

Reads0
Chats0
TLDR
An analog circuit design environment and its key features are presented, including multifunctionality, advanced modeling, novel simulation approaches, general sizing algorithms, hierarchy, and automatic and interactive layout generation capabilities.
Abstract
An analog circuit design environment and its key features are presented These are multifunctionality, advanced modeling, novel simulation approaches, general sizing algorithms, hierarchy, and automatic and interactive layout generation capabilities Also, several developments in the field of analog design automation are discussed >

read more

Citations
More filters
Journal ArticleDOI

Optimal design of a CMOS op-amp via geometric programming

TL;DR: A new method for determining component values and transistor dimensions for CMOS operational amplifiers (op-amps) is described, showing in detail how the method can be used to size robust designs, i.e., designs guaranteed to meet the specifications for a variety of process conditions and parameters.
Journal ArticleDOI

OASYS: a framework for analog circuit synthesis

TL;DR: A hierarchically structured framework for analog circuit synthesis is described and mechanisms are described that select from among alternate design styles and translate performance specifications from one level in the hierarchy to the next lower, more concrete level.
Journal ArticleDOI

Synthesis of high-performance analog circuits in ASTRX/OBLX

TL;DR: A new synthesis strategy that can automate fully the path from an analog circuit topology and performance specifications to a sized circuit schematic and relies on asymptotic waveform evaluation to predict circuit performance and simulated annealing to solve a novel unconstrained optimization formulation of the circuit synthesis problem is presented.
Journal ArticleDOI

Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search

TL;DR: A new numerical search algorithm efficient enough to allow full circuit simulation of each circuit candidate, and robust enough to find good solutions for difficult circuits is developed.
Journal ArticleDOI

CMOS op-amp sizing using a geometric programming formulation

TL;DR: Numerical experiments show that the solutions to the sequence of convex programs converge to the same design point for widely varying initial guesses, suggesting that the approach is capable of determining the globally optimal solution to the CMOS op-amp circuit sizing problem.
References
More filters
Journal ArticleDOI

CMOS analog integrated circuits based on weak inversion operations

TL;DR: In this paper, a simple model describing the DC behavior of MOS transistors operating in weak inversion is derived on the basis of previous publications and verified experimentally for both p-and n-channel test transistors of a Si-gate low-voltage CMOS technology.
Journal ArticleDOI

High-performance crystal oscillator circuits: theory and application

TL;DR: A general theory that allows the accurate linear and nonlinear analysis of any crystal oscillator circuit is presented and a 2-MHz CMOS oscillator which uses amplitude stabilization to minimize power consumption and to eliminate the effects of nonlinearities on frequency is described.
Journal ArticleDOI

IDAC: an interactive design tool for analog CMOS circuits

TL;DR: The Interactive Design for Analog Circuits (IDAC) as discussed by the authors is a design system for transconductance amplifiers, operational amplifiers and low-noise BIMOS amplifiers.
Journal ArticleDOI

Generalized guide for MOSFET miniaturization

TL;DR: In this paper, a simple, empirical relation has been found between MOSFET parameters and the minimum channel length for which long-channel subthreshold behavior will be observed.
Journal ArticleDOI

MOS transistors operated in the lateral bipolar mode and their application in CMOS technology

TL;DR: In this paper, the operation of an MOS transistor as a lateral bipolar is described and analyzed qualitatively, and it yields a good bipolar transistor that is fully compatible with any bulk CMOS technology.
Related Papers (5)