J
J. Cai
Researcher at IBM
Publications - 23
Citations - 499
J. Cai is an academic researcher from IBM. The author has contributed to research in topics: CMOS & Silicon on insulator. The author has an hindex of 10, co-authored 22 publications receiving 472 citations.
Papers
More filters
Proceedings ArticleDOI
Extremely thin SOI for system-on-chip applications
Ali Khakifirooz,Kangguo Cheng,Qing Liu,T. Nagumo,Nicolas Loubet,Alexander Reznicek,J. Kuss,J. Gimbert,Raghavasimhan Sreenivasan,M. Vinet,L. Grenouillet,Y. Le Tiec,Romain Wacquez,Zhibin Ren,J. Cai,Davood Shahrjerdi,Pranita Kulkarni,Shom Ponoth,Scott Luning,Bruce B. Doris +19 more
TL;DR: The basics of the extremely thin SOI (ETSOI) technology and how it addresses the main challenges of the CMOS scaling at the 20-nm technology node and beyond are reviewed.
Proceedings ArticleDOI
Selective epitaxial channel ground plane thin SOI CMOS devices
Zhibin Ren,Meikei Ieong,J. Cai,Judson R. Holt,Diane C. Boyd,R. Mo,Haizhou Yin,Omer H. Dokumaci,Shigeru Kawanaka,T. Sato,Paul Ronsheim,Junli Wang,Chun-Yung Sung,W. Haensch +13 more
TL;DR: In this paper, a thin SOI ground plane (GP) design is explored for CMOS application beyond 65nm generation node, where the ground plane is implemented using dopant implants at zero degree angle, in contrast to conventional halo implants which are typically done at large implant angles.
Proceedings ArticleDOI
Very high performance 50 nm CMOS at low temperature
Shalom J. Wind,Leathen Shi,K.-L. Lee,R. A. Roy,Y. Zhang,E. Sikorski,P. Kozlowski,Christopher P. D'Emic,J.J. Bucchignano,H.-J. Wann,R.G. Viswanathan,J. Cai,Yuan Taur +12 more
TL;DR: In this paper, the authors present very high performance CMOS devices with 50 nm channel lengths on 1.7 nm gate oxide, suitable for low temperature operation, achieving Saturation transconductances of 1380 mS/mm for nMOSFETs and 523 mS /mm for pMOS FETs at -200 /spl deg/C.
Proceedings ArticleDOI
Assessment of fully-depleted planar CMOS for low power complex circuit operation
Z. Ren,Sanjay Mehta,J. Cai,S. Wu,Yu Zhu,Thomas S. Kanarsky,S. Kanakasabapathy,Lisa F. Edge,R. Zhang,P. Lindo,J. Koshy,Keith H. Tabakman,Pranita Kulkarni,Viraj Y. Sardesai,Kangguo Cheng,Ali Khakifirooz,Bruce B. Doris,Huiming Bu,D.-G. Park +18 more
TL;DR: It is demonstrated that this CMOS can fabricate low power (LP) CMOS with centered Vts and good Vt uniformity across wafer and wafer to wafer, and that a 10-level BEOL process has minimal impact on device stability.
Patent
System on chip fully-depleted silicon on insulator with rf and mm-wave integrated functions
J. Cai,Jean-Olivier Plouchart +1 more
TL;DR: In this paper, a radio frequency fully depleted silicon on insulator (RF-FDSOI) device and method of fabrication are provided, where a silicon wafer for digital circuits is constructed using FD-SINO technology having a thin buried oxide layer.