Journal ArticleDOI
An FPGA-Based High-Speed Error Resilient Data Aggregation and Control for High Energy Physics Experiment
Swagata Mandal,Jogender Saini,Wojciech M. Zabołotny,Suman Sau,Amlan Chakrabarti,Subhasis Chattopadhyay +5 more
Reads0
Chats0
TLDR
A novel orthogonal concatenated code and cyclic redundancy check have been used to mitigate the effects of data corruption in the user data and a novel memory management algorithm is proposed that helps to process the data at the back-end computing nodes removing the added path delays.Abstract:
Due to the dramatic increase of data volume in modern high energy physics (HEP) experiments, a robust high-speed data acquisition (DAQ) system is very much needed to gather the data generated during different nuclear interactions. As the DAQ works under harsh radiation environment, there is a fair chance of data corruption due to various energetic particles like alpha, beta, or neutron. Hence, a major challenge in the development of DAQ in the HEP experiment is to establish an error resilient communication system between front-end sensors or detectors and back-end data processing computing nodes. Here, we have implemented the DAQ using field-programmable gate array (FPGA) due to some of its inherent advantages over the application-specific integrated circuit. A novel orthogonal concatenated code and cyclic redundancy check (CRC) have been used to mitigate the effects of data corruption in the user data. Scrubbing with a 32-b CRC has been used against error in the configuration memory of FPGA. Data from front-end sensors will reach to the back-end processing nodes through multiple stages that may add an uncertain amount of delay to the different data packets. We have also proposed a novel memory management algorithm that helps to process the data at the back-end computing nodes removing the added path delays. To the best of our knowledge, the proposed FPGA-based DAQ utilizing optical link with channel coding and efficient memory management modules can be considered as first of its kind. Performance estimation of the implemented DAQ system is done based on resource utilization, bit error rate, efficiency, and robustness to radiation.read more
Citations
More filters
Journal ArticleDOI
Application of fault monitoring and diagnosis in process industry based on fourth order moment and singular value decomposition
Journal ArticleDOI
Error detection and control of IIoT network based on CRC algorithm
Zonglin Zhong,Wengui Hu +1 more
TL;DR: The proposed CRC algorithm can reduce the error rate of the system by detecting and controlling the errors, and the validity of CRC algorithm is verified by experiments.
Journal Article
Fixed-latency system for high-speed serial transmission between FPGA devices with Forward Error Correction
TL;DR: The main advancement of the work is the use of modified BCH(15, 11) code that leads to high error correction capabilities for burst errors and user friendly packet length.
Journal ArticleDOI
Condition Assessment of Nuclear Power Plant Equipment Based on Machine Learning Methods: A Review
Yong Xu,Yunze Cai,Lin Song +2 more
TL;DR: In this article , a detailed literature survey on state-of-the-art machine learning methods for NPP equipment condition assessment is presented, including major failure modes, data sources, maintenance strategies, and relationship between equipment lifetime, assessment technology, and maintenance strategy.
References
More filters
Book
Reliable Computer Systems: Design and Evaluation
TL;DR: This classic reference work is a comprehensive guide to the design, evaluation, and use of reliable computer systems and covers special systems such as the Galileo Orbiter fault protection system and AT&T telephone switching system processors.
Proceedings ArticleDOI
On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs
TL;DR: The experimental results presented in this paper demonstrate that the number and placement of voters in the TMR design can directly affect the fault tolerance, ranging from 4.03% to 0.98% the number of upsets in the routing able to cause an error in theTMR circuit.
Book
Channel Coding Techniques for Wireless Communications
TL;DR: The book discusses modern channel coding techniques for wireless communications such as turbo codes, low parity check codes, LT codes, Raptor codes and space-time coding in detail, in addition to the traditional codes such as cyclic codes, BCH and RS codes and convolutional codes.
Patent
FPGA configuration memory with built-in error correction mechanism
TL;DR: In this article, a system and method for error correction in a programmable logic device (PLD) is described, where a frame circuit retrieves data from each column of configuration memory of the PLD, and a check memory stores of a plurality of check words.
Journal Article
Harsh environments : space radiation environment, effects, and mitigation
TL;DR: In this article, the authors describe the effects and how their impact may be mitigated in silicon-based microcircuits, and present a method to mitigate the effects of single-event effects.
Related Papers (5)
Parallel Implementation of K-Means Algorithm on FPGA
Reconfigurable very high throughput low latency VLSI (FPGA) design architecture of CRC 32
Jubin Mitra,T. K. Nayak +1 more