Patent
Junction field-effect transistor controlled by merged depletion regions
Reads0
Chats0
TLDR
In this article, a new method of semiconductor operation has been conceived, developed and applied to produce a revolutionary new semiconductor design, which is that of merging depletion regions for purposes of operation, isolation and control of channel current in a junction field-effect transistor.Abstract:
A new method of semiconductor operation has been conceived, developed and applied to produce a revolutionary new semiconductor design. The method is that of merging depletion regions for purposes of operation, isolation and control of channel current in a junction field-effect transistor. Using this method depletion regions are made to merge with suitable biasing in an intervening layer interposed between the gate and channel of a junction field-effect device and the interaction of the depletion regions is used for isolation and coupling to alter the associated depletion region in the channel of the junction field-effect device. A number of embodiments are disclosed of the new junction field-effect transistor controlled by merged depletion regions. In each embodiment a channel of one conductivity type material is formed in a semiconductor body of opposite type material. A gate region of the same conductivity type material as the channel is placed near enough to the channel so that when the gate junction is reversed bias, the gate depletion region merges with the channel junction depletion region in the intervening layer. When the two depletion regions have merged, the gate controls the channel current in a manner similar to conventional devices. Because the output and input and control connections are of the same conductivity type material, no metal contacts or interconnections are required. The lack of need for metal interconnects makes the device better suited to integrated circuits than any other device. In addition, the depletion regions surrounding the gate and channel isolate the gate and channel from other semiconductor regions of the same conductivity type and thus isolation regions are not required for the junction field-effect transistor controlled by mergers depletion regions. Consequently, use of the invention can result in the densest form of logic available today. Such devices hold the promise of improved performance in almost every semiconductor device application and can be used in almost every application where MOS and junction field-effect devices are now used.read more
Citations
More filters
Patent
Power semiconductor devices and methods of manufacture
Ashok Challa,Alan Elbanhawy,Thomas E. Grebs,Nathan Kraft,Dean E. Probst,Rodney S. Ridley,Steven Sapp,Qi Wang,Chongman Yun,J.G. Lee,Peter H. Wilson,Joseph A. Yedinak,J.Y. Jung,Hocheol Jang,Babak S. Sani,Richard Stokes,Gary M. Dolny,John Mytych,Becky Losee,Adam Selsley,Robert Herrick,James J. Murphy,Gordon K. Madson,Bruce D. Marchant,Christopher L. Rexer,Christopher Boguslaw Kocon,Debra S. Woolsey +26 more
TL;DR: In this article, a number of charge balancing techniques and other techniques for reducing parasitic capacitance to arrive at different embodiments for power devices with improved voltage performance, higher switching speed, and lower on-resistance.
Patent
Dual trench power MOSFET
TL;DR: In this paper, a MOSFET includes a first semiconductor region of a first conductivity type, a gate trench which extends into the first semiconductors region, and a source trench, which is laterally spaced from the gate trench.
Patent
Superjunction Structures for Power Devices and Methods of Manufacture
Joseph A. Yedinak,Christopher L. Rexer,Mark L. Rinehimer,Praveen Muraleedharan Shenoy,Jaegil Lee,Hamza Yilmaz,Chong-Man Yun,Dwayne S. Reichl,James Pan,Rodney S. Ridley,Harold Heidenreich +10 more
TL;DR: A power device includes a semiconductor region which in turn includes a plurality of alternately arranged pillars of first and second conductivity type as discussed by the authors, and each of the plurality of pillars of second conductivities type further includes an implant portion filled with semiconductor material.
Patent
Trench-based power semiconductor devices with increased breakdown voltage characteristics
Joseph A. Yedinak,Ashok Challa +1 more
TL;DR: Exemplary power semiconductor devices with features providing increased breakdown voltage and other benefits are disclosed in this article, where the authors present a comparison of different types of power semiconductors with different benefits.
Patent
Methods of making power semiconductor devices with thick bottom oxide layer
Ashok Challa,Alan Elbanhawy,Dean E. Probst,Steven Sapp,Peter H. Wilson,Babak S. Sani,Becky Losee,Robert Herrick,James J. Murphy,Gordon K. Madson,Bruce D. Marchant,Christopher Boguslaw Kocon,Debra S. Woolsey +12 more
TL;DR: In this paper, a conformal oxide film is used to fill the bottom of a trench formed in a semiconductor substrate and cover a top surface of the substrate, and then the oxide film can be etched off the top surface and inside the trench to leave a substantially flat layer of oxide having a target thickness at bottom of the trench.
References
More filters
Patent
High voltage integrated circuit transistor
TL;DR: In this article, the authors describe a three-layered CIRCUIT TRANSISTOR, which includes a base-layer, a collector-layer and an intermediate-layer.
Patent
Negative-resistance semiconductor device
Hiromitsu Takagi,Gota Kano +1 more
TL;DR: In this paper, a two-terminal field effect transistors (FETs) with back-gate regions behind the channel were characterized, and the resulting voltage-current characteristic presented a so-called dynatron-type characteristic, producing a negativeresistance phenomenon over a fairly wide range of applied voltage.