Journal ArticleDOI
A Logic Synthesis Methodology for Low-Power Ternary Logic Circuits
Reads0
Chats0
TLDR
The proposed ternary full adder has a significant improvement in the power-delay product (PDP) over previous designs and is applicable to both unbalanced (0, 1, 2) and balanced (−1, 0, 1) ternARY logic.Abstract:
We propose a logic synthesis methodology with a novel low-power circuit structure for ternary logic. The proposed methodology synthesizes a ternary function as a ternary logic gate using carbon nanotube field-effect transistors (CNTFETs). The circuit structure uses the body effect to mitigate the excessive power consumption for the third logic value. Energy-efficient ternary logic circuits are designed with a combination of synthesized low-power ternary logic gates. The proposed methodology is applicable to both unbalanced (0, 1, 2) and balanced (−1, 0, 1) ternary logic. To verify the improvement in energy efficiency, we have designed various ternary arithmetic logic circuits using the proposed methodology. The proposed ternary full adder has a significant improvement in the power-delay product (PDP) over previous designs. Ternary benchmark circuits have been designed to show that complex ternary functions can be designed to more efficient circuits with the proposed methodology.read more
Citations
More filters
Journal ArticleDOI
Ultra-Compact Ternary Logic Gates Based on Negative Capacitance Carbon Nanotube FETs
TL;DR: Based on the negative capacitance (NC) feature of the ferroelectric materials and the well-proven electronic properties of the carbon nanotube field-effect transistor, a proposed ultra-compact ternary logic gates are proposed with structures and transistor counts similar to the binary complementary metal-oxide-semiconductor (CMOS) logic.
Journal ArticleDOI
True Random Number Generator for Reliable Hardware Security Modules Based on a Neuromorphic Variation-Tolerant Spintronic Structure
TL;DR: A reliable neuromorphic true random number generator (TRNG) relying on stochastic switching of the magnetic tunnel junction (MTJ) in the subcritical current regime is proposed and validated by the statistical randomness test provided by the U.S National Institute of Standards and Technology (NIST).
Journal ArticleDOI
High-Performance Spintronic Nonvolatile Ternary Flip-Flop and Universal Shift Register
TL;DR: In this paper, two spintronic ternary retention flip-flops and a nonvolatile universal ternaries shift register (NUTSR) based on gate-all-around carbon nanotube field effect transistors (GAA-CNTFETs) and non-volatile magnetic tunnel junction (MTJ) are presented.
Journal ArticleDOI
Circuit-Level Exploration of Ternary Logic Using Memristors and MOSFETs
TL;DR: This paper designs various terna-ry logic based on memristors and MOSFETs from primitive logic to sequential logic and performs a thorough diagnosis for circuit design and reports a proper design methodology of sequential circuits considering the spike phenomena of memristor-based gates.
Journal ArticleDOI
BVA-NQSL: A Bio-Inspired Variation-Aware Nonvolatile Quaternary Spintronic Latch
TL;DR: In this article, a bio-inspired variation-aware nonvolatile quaternary latch (Qlatch) was proposed to reduce standby power without the need for extra component and data loss.
References
More filters
Journal ArticleDOI
Carbon Nanotubes--the Route Toward Applications
TL;DR: Many potential applications have been proposed for carbon nanotubes, including conductive and high-strength composites; energy storage and energy conversion devices; sensors; field emission displays and radiation sources; hydrogen storage media; and nanometer-sized semiconductor devices, probes, and interconnects.
Journal ArticleDOI
Single-shell carbon nanotubes of 1-nm diameter
Sumio Iijima,Toshinari Ichihashi +1 more
TL;DR: In this article, the authors reported the synthesis of abundant single-shell tubes with diameters of about one nanometre, whereas the multi-shell nanotubes are formed on the carbon cathode.
Journal ArticleDOI
The future of wires
R. Ho,Ken Mai,Mark Horowitz +2 more
TL;DR: Wires that shorten in length as technologies scale have delays that either track gate delays or grow slowly relative to gate delays, which is good news since these "local" wires dominate chip wiring.
Journal ArticleDOI
The Problem of Simplifying Truth Functions
TL;DR: The Problem of Simplifying Truth Functions is concerned with the problem of reducing the number of operations on a graph to a simple number.
Journal ArticleDOI
A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region
Jie Deng,Hon-Sum Philip Wong +1 more
TL;DR: In this paper, a circuit-compatible compact model for the intrinsic channel region of the MOSFET-like single-walled carbon-nanotube field effect transistors (CNFETs) is presented.