Open AccessProceedings Article
Area-efficient linear regulator with ultra-fast load regulation
Peter Hazucha,Tanay Karnik,B.A. Bloechel,C. Parsons,D. Finan,Shekhar Borkar +5 more
- Vol. 40, Iss: 4, pp 933-940
TLDR
In this paper, the authors demonstrate a fully integrated linear regulator for multisupply voltage microprocessors implemented in a 90 nm CMOS technology, which enables a 90 mVp-p output droop for a 100mA load step with only a small on-chip decoupling capacitor of 0.6 nF.Abstract:
We demonstrate a fully integrated linear regulator for multisupply voltage microprocessors implemented in a 90 nm CMOS technology. Ultra-fast single-stage load regulation achieves a 0.54-ns response time at 94% current efficiency. For a 1.2-V input voltage and 0.9-V output voltage the regulator enables a 90 mVp-p output droop for a 100-mA load step with only a small on-chip decoupling capacitor of 0.6 nF. By using a PMOS pull-up transistor in the output stage we achieved a small regulator area of 0.008 mm 2 and a minimum dropout voltage of 0.2 V for 100 mA of output current. The area for the 0.6-nF MOS capacitor is 0.090 mm 2 .read more
Citations
More filters
Dissertation
Gestion de la consommation basée sur l’adaptation dynamique de la tension, fréquence et body bias sur les systèmes sur puce en technologie FD-SOI
TL;DR: In this article, a solution analytique permettant de maximiser le gain en consommation apporte par l'utilisation of plusieurs points de fonctionnement is proposed.
Low-power area-efficient SAR ADCs with on-chip voltage reference
TL;DR: The final author version and the galley proof are versions of the publication after peer review that features the final layout of the paper including the volume, issue and page numbers.
A digital LDO with transient enhancement and limit cycle oscillation reduction
TL;DR: A coarse-fine-tuning technique with burst-mode operation is employed to advance the trade-off between current efficiency and transient response speed in a digital low dropout regulator.
Dissertation
Fully Integrated Wireless Power Transfer System For Biomedical Applications
TL;DR: This thesis presents a closed form analytical solution for the optimum load that achieves the maximum possible power efficiency under arbitrary input impedance conditions based on the general two-port parameters of the network and generalizes several well-known special cases.
Dissertation
Conception d’amplificateurs de puissance reconfigurables en technologie CMOS avancée pour une application 4G LTE
TL;DR: In this paper, a deuxieme architecture combining Power Cell Switching (PCS) and Envelope Tracking (ET) is presented, in order to improve the rendement of the transmetteur.
References
More filters
Proceedings ArticleDOI
System level analysis of fast, per-core DVFS using on-chip switching regulators
TL;DR: It is concluded that on-chip regulators can significantly improve DVFS effectiveness and lead to overall system energy savings in a CMP, but architects must carefully account for overheads and costs when designing next-generation DVFS systems and algorithms.
Journal ArticleDOI
A low-voltage, low quiescent current, low drop-out regulator
TL;DR: In this article, a low-voltage, low dropout (LDO) regulator is proposed to minimize the quiescent current flow in a battery-operated system, which is an intrinsic performance parameter because it partially determines battery life.
Journal ArticleDOI
MOS operational amplifier design-a tutorial overview
Paul R. Gray,Robert G. Meyer +1 more
TL;DR: In this paper, an overview of current design techniques for operational amplifiers implemented in CMOS and NMOS technology at a tutorial level is presented, focusing on CMOS amplifiers because of their more widespread use.
Journal ArticleDOI
Full On-Chip CMOS Low-Dropout Voltage Regulator
TL;DR: In this article, the authors proposed a solution to the present bulky external capacitor low-dropout (LDO) voltage regulators with an external capacitorless LDO architecture, where the large external capacitor used in typical LDOs is removed allowing for greater power system integration for system-on-chip (SoC) applications.
Journal ArticleDOI
A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation
Ka Nang Leung,Philip K. T. Mok +1 more
TL;DR: In this paper, a 1.5-V 100-mA capacitor-free CMOS low-dropout regulator (LDO) for system-on-chip applications to reduce board space and external pins is presented.