Open Access
COSI: A Public-Domain Design Framework for the Design of Interconnection Networks
Reads0
Chats0
TLDR
The COmmunication Synthesis Infrastructure (COSI), a public-domain design framework for the design exploration and synthesis of interconnection networks, is presented and a design for on-chip interconnect design is focused on.Abstract:
Alessandro Pinto, Luca P. Carloni and Alberto L. Sangiovanni-VincentelliThe COmmunication Synthesis Infrastructure (COSI), a public-domain designframework for the design exploration and synthesis of interconnection networks,is presented. The framework embodies a methodology based on the platform-based design principles and is used to de ne speci c design ows for a variety ofapplications. In this paper, we focus on a design ow for on-chip interconnectdesign.read more
Citations
More filters
Proceedings ArticleDOI
Communication modeling for system-level design
Andrew B. Kahng,Kambiz Samadi +1 more
TL;DR: In this article, the authors present accurate delay, power, and area models for bus-based and packet-switched communication architectures and integrate their models into the COSI-OCC system-level communication synthesis tool and show that the more accurate modeling significantly affects optimal/achievable architectures that are synthesized by the system level tool.
References
More filters
Journal ArticleDOI
The future of wires
R. Ho,Ken Mai,Mark Horowitz +2 more
TL;DR: Wires that shorten in length as technologies scale have delays that either track gate delays or grow slowly relative to gate delays, which is good news since these "local" wires dominate chip wiring.
Proceedings ArticleDOI
Orion: a power-performance simulator for interconnection networks
TL;DR: Orion is presented, a power-performance interconnection network simulator that is capable of providing detailed power characteristics, in addition to performance characteristics, to enable rapid power- performance trade-offs at the architectural-level.
Journal ArticleDOI
NoC synthesis flow for customized domain specific multiprocessor systems-on-chip
Davide Bertozzi,A. Jalabert,Srinivasan Murali,R. Tamhankar,Stergios Stergiou,Luca Benini,G. De Micheli +6 more
TL;DR: This work illustrates a complete synthesis flow, called Netchip, for customized NoC architectures, that partitions the development work into major steps (topology mapping, selection, and generation) and provides proper tools for their automatic execution (SUNMAP, xpipescompiler).
Journal ArticleDOI
Networks synthesis and optimum network design problems: Models, solution methods and applications
TL;DR: One of the main purposes of this paper is to provide the reader with a relevant classification of the area which will help him identify the fundamental structure of the problem (if any) he has to cope with, and relate it to already published work.
Journal ArticleDOI
Fixed-outline floorplanning: enabling hierarchical design
Saurabh N. Adya,Igor L. Markov +1 more
TL;DR: This paper studies the fixed-outline floorplan formulation that is more relevant to hierarchical design style and is justified for very large ASICs and SoCs and proposes new objective functions to drive simulated annealing and new types of moves that better guide local search in the new context.