Showing papers on "Electronic circuit simulation published in 2016"

Passive Guaranteed Simulation of Analog Audio Circuits: A Port-Hamiltonian Approach

Abstract: We present a method that generates passive-guaranteed stable simulations of analog audio circuits from electronic schematics for real-time issues. On one hand, this method is based on a continuous-time power-balanced state-space representation structured into its energy-storing parts, dissipative parts, and external sources. On the other hand, a numerical scheme is especially designed to preserve this structure and the power balance. These state-space structures define the class of port-Hamiltonian systems. The derivation of this structured system associated with the electronic circuit is achieved by an automated analysis of the interconnection network combined with a dictionary of models for each elementary component. The numerical scheme is based on the combination of finite differences applied on the state (with respect to the time variable) and on the total energy (with respect to the state). This combination provides a discrete-time version of the power balance. This set of algorithms is valid for both the linear and nonlinear case. Finally, three applications of increasing complexities are given: a diode clipper, a common-emitter bipolar-junction transistor amplifier, and a wah pedal. The results are compared to offline simulations obtained from a popular circuit simulator.

A Novel Intermittent Fault Detection Algorithm and Health Monitoring for Electronic Interconnections

Abstract: There are various occurrences and root causes that result in no-fault-found (NFF) events but an intermittent fault (IF) is the most frustrating. This paper describes the challenging and most important area of an IF detection and health monitoring that focuses toward NFF situation in electronics interconnections. The experimental work focuses on mechanically-induced intermittent conditions in connectors. This paper illustrates a test regime, which can be used to repeatedly reproduce intermittence in electronic connectors, while subjected to vibration. A novel algorithm is used to detect an IF in interconnection. It sends a sine wave and decodes the received signal for intermittent information from the channel. This algorithm has been simulated to capture an IF signature using PSpice (electronic circuit simulation software). A simulated circuit is implemented for practical verification. However, measurements are presented using an oscilloscope. The results of this experiment provide an insight into the limitations of existing test equipment and requirements for future IF detection techniques. Aside from scheduled maintenance, this paper considers the possibility for in-service intermittent detection to be built into future systems, i.e., can IFs be captured without external test gear?

High-Frequency Behavioral Ring Core Inductor Model

Abstract: The switching of the power semiconductors in static converters is the main source of electromagnetic interferences (EMI). To meet with electromagnetic compatibility standards, it is necessary to reduce the level of the conducted emissions. This reduction can be achieved by different techniques including the EMI filters whose design is mainly based on the use of ring core inductors. This element is a key point for designing efficient EMI filters, requiring then accurate inductor high-frequency (HF) models. Therefore, this paper deals with the development of an HF behavioral model of inductors, based on electrical equivalent circuit, for an implementation in circuit simulation software. The aim is to provide a robust and adjustable model under small-signal operating conditions for frequencies up to 100 MHz. The proposed model considers the frequency-dependent properties of the magnetic core material and also includes the parameterization of the electrical equivalent circuit elements with the number of winding turns and dimension of the magnetic core. Simulations results using the obtained inductor model are validated by impedance measurements with two types of magnetic materials: ferrite and nanocrystalline.

Equivalent circuit modeling of a piezo-patch energy harvester on a thin plate with AC–DC conversion

Abstract: As an alternative to beam-like structures, piezoelectric patch-based energy harvesters attached to thin plates can be readily integrated to plate-like structures in automotive, marine, and aerospace applications, in order to directly exploit structural vibration modes of the host system without mass loading and volumetric occupancy of cantilever attachments. In this paper, a multi-mode equivalent circuit model of a piezo-patch energy harvester integrated to a thin plate is developed and coupled with a standard AC–DC conversion circuit. Equivalent circuit parameters are obtained in two different ways: (1) from the modal analysis solution of a distributed-parameter analytical model and (2) from the finite-element numerical model of the harvester by accounting for two-way coupling. After the analytical modeling effort, multi-mode equivalent circuit representation of the harvester is obtained via electronic circuit simulation software SPICE. Using the SPICE software, electromechanical response of the piezoelectric energy harvester connected to linear and nonlinear circuit elements are computed. Simulation results are validated for the standard AC–AC and AC–DC configurations. For the AC input–AC output problem, voltage frequency response functions are calculated for various resistive loads, and they show excellent agreement with modal analysis-based analytical closed-form solution and with the finite-element model. For the standard ideal AC input–DC output case, a full-wave rectifier and a smoothing capacitor are added to the harvester circuit for conversion of the AC voltage to a stable DC voltage, which is also validated against an existing solution by treating the single-mode plate dynamics as a single-degree-of-freedom system.

Inductorless realization of Chua's oscillator using DVCCTA

Abstract: This research paper describes a new current mode implementation of Chua's circuit using differential voltage current conveyor transconductance amplifier (DVCCTA) and standard passive components like resistor, capacitor and active inductor. The Chua's circuit brings a verity of complex dynamical nature with Chaos that provides a wide range of bifurcation phenomena and attractors. The circuit 4schematic is simple but the nature of its outcome is vigorous and attractive. The existence of hidden chaotic nature is illustrated with the use of negative nonlinear resistor. Nonlinear negative resistor as well as active inductor used in the circuit is proposed using DVCCTA block. Simulations are performed by using PSPICE based ORCAD 16.6 circuit simulator to visualize various responses of the Chua's circuit. The DVCCTA building block is implemented using 0.25 μm TSMC CMOS technology. The simulated results agree well with the theoretical predictions. To validate the workability, the proposed circuit is also experimentally verified using commercially available IC AD844.

Large-Signal Model of Graphene Field- Effect Transistors—Part II: Circuit Performance Benchmarking

Abstract: This paper presents a circuit performance benchmarking using the large-signal model of graphene FET reported in Part I of this two-part paper. To test the model, it has been implemented in a circuit simulator. In particular, we have simulated a high-frequency performance amplifier, together with other circuits that take the advantage of the ambipolarity of graphene, such as a frequency doubler, an RF subharmonic mixer, and a multiplier phase detector. A variety of simulations comprising dc, transient dynamics, Bode diagram, S parameters, and power spectrum have been compared with experimental data to assess the validity of the model.

The front-end electronics and slow control of large area SiPM for the SST-1M camera developed for the CTA experiment

Abstract: The single mirror Small Size Telescope (SST-1M) is one of the proposed designs for the smallest type of telescopes, SSTs that will compose the Cherenkov Telescope Array (CTA). The SST-1M camera will use Silicon PhotoMultipliers (SiPM) which are nowadays commonly used in High Energy Physics experiments and many imaging applications. However the unique pixel shape and size have required a dedicated development by the University of Geneva and Hamamatsu. The resulting sensor has a surface of ∼94 mm2 and a total capacitance of ∼3.4 nF. These unique characteristics, combined with the stringent requirements of the CTA project on timing and charge resolution have led the University of Geneva to develop custom front-end electronics. The preamplifier stage has been tailored in order to optimize the signal shape using measurement campaigns and electronic simulation of the sensor. A dedicated trans-impedance pre-amplifier topology is used resulting in a power consumption of 400 mW per pixel and a pulse width 30 ns . The measurements that have led to the choice of the different components and the resulting performance are detailed in this paper. The slow control electronics was designed to provide the bias voltage with 6.7 mV precision and to correct for temperature variation with a forward feedback compensation with 0.17 °C resolution. It is fully configurable and can be monitored using CANbus interface. The architecture and the characterization of the various elements are presented.

Thermal feedback blocks for fast and reliable electrothermal circuit simulation of power circuits at module level

Abstract: Thermal Feedback Blocks are a viable approach to perform thermal and electrothermal simulations of electronics systems with very fast-switching inputs, for which the coupling of a finite-element method thermal solver with a physics-based or a circuit simulator cannot be used. In this work, we describe a RC-based thermal network improving the conventional Foster and Cauer solutions, which is used to perform (i) an accurate and effective dynamic thermal analysis of an IGBT power module, and (ii) a fast electrothermal analysis of the aforementioned module used as a half-bridge DC-AC power converter in both normal operating mode and during a load short-circuit event.

Implementation of TFET SPICE Model for Ultra-Low Power Circuit Analysis

Abstract: We proposed a compact model for tunneling field effect transistors (TFETs), which combines BSIM4. Our proposed model for tunneling current is based on a drift-diffusion model under the gradual-channel approximation. The total charge for the drain current has been described by a weighted sum of the tunneling charge and the oxide charge for gate-to-source overlap region. In order to obtain TFETs compact model for circuit simulation that operates in every voltage region, the operating current under the various gate-to-source voltage and drain-to-source voltage conditions are considered. Verilog-A description for our proposed model are implemented in the circuit simulator. Model parameters are extracted for conventional TFETs structure by comparing with in-house 2-D TCAD simulation results. After the transistor-level verification, the circuit-level simulation of 81-stage ring-oscillator using our proposed model has been performed.

Study of transient current measurement using micro-CAP circuit simulator

Abstract: The article discusses a novel method of simulation of current transformers using Micro-CAP software package. The Micro-CAP simulator allows using electric and magnetic equivalent circuits of the current transformer for simulation of electromagnetic transients occurring in various operating modes of protective relays. The main advantages of the Micro-CAP program in terms of simulation of measurement current transformers were shown. The article includes recommendations concerning determination of parameters necessary for simulation with the proposed method. It also presents results of a transient simulation for current transformers with a non-linear core. Basing on analysis of simulation model operation and data obtained, a well-justified conclusion may be drawn that current transformers are futureless as primary current transducers for protective relaying applications.

Optimizing capacitor placement in EMI-filter using back annotation of 3D field coupling parameters in circuit models

Abstract: To reduce common mode(CM) and differential mode(DM) interference, a DM/CM integrated filter is often required to reduce the level of interference. This paper will show coupling from a Common Mode Choke(CMC) into C x capacitors can decrease the DM-filtering performance significantly at high frequencies. By retrieving equivalent circuit parameters from a 3D EM field simulation of the components, and include these parameters in the circuit simulator, an optimal capacitor orientation is determined. The optimized placement results in a 15 dB improvement between 5 MHz and 200 MHz.

Compact Modeling of Magnetic Tunneling Junctions

Abstract: We present a simple, yet physical compact model of a magnetic tunnel junction that captures relevant physical effects needed for a realistic memory design and proposes an accurate noise simulation method that can be implemented in a circuit simulator without introducing additional nodes. We also discuss the limitations of existing compact modeling approaches.

Introduction To Device Modeling And Circuit Simulation

Abstract: Thank you very much for downloading introduction to device modeling and circuit simulation. As you may know, people have search hundreds times for their favorite books like this introduction to device modeling and circuit simulation, but end up in malicious downloads. Rather than enjoying a good book with a cup of tea in the afternoon, instead they are facing with some infectious bugs inside their laptop.

Visualization of Field Distributions of Waveform-Selective Metasurface

Abstract: We demonstrate numerical simulations of recently reported waveform-selective metasurfaces by developing a new electromagnetic (EM) simulation method based on the Transmission Line Modeling (TLM) method. As opposed to a conventional method integrating an EM simulator with a circuit simulator, this simulation method allows us to fully visualize electromagnetic fields around the metasurfaces. Therefore, this demonstrates how the waveform selectivity varies the surrounding fields in response to the pulse width of the incoming wave even at the same frequency. This simulation method is expected to be useful for testing other kinds of circuit-based metasurfaces and metamaterials as well.

Implementation of a Nonlinear Planar Magnetics Model

Abstract: A nonlinear lumped element model for planar magnetics is presented. This technique develops an equivalent circuit model for multilayer planar magnetic components using 1-D analysis of Maxwell's equations. Conducting layers are represented as impedance networks, while the insulating regions are modeled as air-cored inductors. The equivalent circuit model is extended by representing the nonlinear magnetic core material as a nonlinear impedance whose magnetization characteristic is based on the Jiles–Atherton hysteresis model as well as modeling skin and proximity effects in the conductors and current distribution across windings, the improved model also integrates hysteresis loss of the magnetic core and saturation effects. The technique can be implemented in circuit simulation software. A prototype planar transformer, using printed circuit boards to mount windings, was characterized to validate the performance of the model. It is demonstrated that the developed nonlinear model more accurately represents the characteristics of the experimental transformer compared to the existing linear lumped element model. This includes the effect of core saturation on the input current and output-voltage waveforms. The technique is generalized and can be applied to many topologies and geometries.

A modified pi-shaped circuit-based model of grounding electrodes

Abstract: This paper proposes a modified pi-shaped circuit-based model of grounding electrodes. The validity length and soil resistivity of the proposed model are from 2 m to 40 m and from 50 Ωm to 2000 Ωm, respectively. The equivalent circuits in the form of pi configuration are modeled by lumped parameters composing of inductance, resistances, and capacitances. The voltage responses to the standard lightning currents of grounding electrodes either calculated by an electromagnetic model or from experiments are matched with those of the proposed model. A curve fitting technique is employed to extract parameters of the equivalent circuit. The satisfactory agreements have been observed. The simple soil ionization model can readily be adapted in the proposed model. The proposed model is very useful in implementation with a circuit simulator such as EMTP, Pspice, and so on. The proposed circuit model can be adapted for being the models for development and design of the grounding system for lightning protection system in transmission and distribution systems in an effective way.

An Equivalent Circuit Model and Energy Extraction Technique of a Magnetostrictive Energy Harvester

Abstract: This paper proposes a distributed parameter equivalent circuit model of a magnetostrictive energy harvester, where the mechanical parameters and the mechanical-electro coupled terms are represented by electronic components. Based on the model, the harvester system with any energy extraction circuit (EEC) can be modeled in a circuit simulator for system-level evaluation and design. Comparisons between the measured and calculated results show that the proposed model can provide reasonable data of the harvester at low acceleration levels, and support the physical understanding of the dynamic behaviors for the harvester. In addition, the harvester system with a self-powered EEC is constructed, and its whole performances are effectively predicted. These prove that the proposed model can analyze and design the harvester system with both complicated mechanical structure and practical EEC, thus has very strong practicability.

A SPICE Realization of the Delay-Rational Green's-Function-Based Method for Multiconductor Transmission Lines

Abstract: Virtual prototyping has become an unavoidable step in the design of electrical and electronic systems. In this context, time-domain models have to be efficiently embedded in circuit simulator environments, such as SPICE-like transient simulators. Recently, the authors focused on the interconnections, modeled using the multiconductor transmission lines theory. This study presents a SPICE synthesis of the delay-rational method previously developed by the authors, based on Green's functions and line-delay extraction. The solution was tested for three transmission lines with frequency-independent per-unit-length parameters. We compared the SPICE results of the delay-rational method with those of two standard techniques: one based on a pure rational model and one based on the inverse fast Fourier transform. The time-domain simulations in SPICE of the delay-rational method show both accuracy and a remarkable reduction in the number of components used with respect to a purely rational approach, by virtue of the delay extraction.

A Lithium-Ion Battery Simulator Based on a Diffusion and Switching Overpotential Hybrid Model for Dynamic Discharging Behavior and Runtime Predictions

Abstract: A new battery simulator based on a hybrid model is proposed in this paper for dynamic discharging behavior and runtime predictions in existing electronic simulation environments, e.g., PSIM, so it can help power circuit designers to develop and optimize their battery-powered electronic systems. The hybrid battery model combines a diffusion model and a switching overpotential model, which automatically switches overpotential resistance mode or overpotential voltage mode to accurately describe the voltage difference between battery electro-motive force (EMF) and terminal voltage. Therefore, this simulator can simply run in an electronic simulation software with less computational efforts and estimate battery performances by further considering nonlinear capacity effects. A linear extrapolation technique is adopted for extracting model parameters from constant current discharging tests, so the EMF hysteresis problem is avoided. For model validation, experiments and simulations in MATLAB and PSIM environments are conducted with six different profiles, including constant loads, an interrupted load, increasing and decreasing loads and a varying load. The results confirm the usefulness and accuracy of the proposed simulator. The behavior and runtime prediction errors can be as low as 3.1% and 1.2%, respectively.

Thermal analysis of high-power millimeter-wave Schottky diode frequency multipliers

Abstract: This work presents the thermal analysis of a Schottky diode frequency doubler capable of providing over 30 mW at 160 GHz at room temperature. This analysis includes thermal modeling of its structure and characterization at different temperature conditions. The modeling of different Schottky diode multiplier chip layouts indicates that the analyzed circuit uses the optimum configuration from the thermal point of view. Finally, the performance predicted by a physics-based numerical electro-thermal model for Schottky diodes integrated into a circuit simulator based on the harmonic balance technique is also presented and compared with measured data on the 160 GHz frequency doubler.

Multi-function Mach-Zehnder modulator for pulse shaping and generation.

Abstract: We present a multi-function electronic-photonic integrated circuit (EPIC) design which exploits a new operation mode of a Mach-Zehnder modulator (MZM). Different from the conventional design, the two arms of the modulator are driven by time-shifted signals of tunable amplitude. We study its operation in the linear and quadratic regions where the MZM is biased at π/2 and π initial phase difference, respectively. In the linear region, the modulator sums the waveforms of the driving signals in the two arms, which can be used to add pre-emphasis function to the modulator, and hence it obviates an electrical pre-emphasis driver. Furthermore, when operating in the quadratic region, the modulator can produce optical pulses with tunable pulse width at double clock rate. Prototype circuits are designed first using a suit of device, electromagnetic simulators to build compact models, and then importing into a photonic circuit simulator for complete circuit performance evaluation.

Silicon neuron-analog CMOS VLSI implementation and analysis at 180nm

Abstract: Carver Mead at Caltech in the mid-1980s proposed to build devices based on the organizing principles used by nervous system. He coined these systems as ‘Neuromorphic systems’. They are usually composed of analog electronic circuits in the Complementary-metal-oxide-semiconductor (CMOS) technology. These Neuromorphic circuits aim at emulating biological nervous system and its components in silicon hardware. The emulation of neuron behavior at circuit level is one of the most complex tasks in the development of neuromorphic hardware. The analog implementations of neurons require less area and less power consumption as compared to its digital implementation. Thus, these are the serious contenders for future large scale neuromorphic systems. A number of neuron models and their implementations are reported in literature out of which Integrate and fire neurons are found to be most simple, compact, and highly energy efficient circuits. In quest of implementation of more dense and low power circuits in these analog electronic systems, constant scaling of CMOS technology has opened new avenues. In order to get benefit from the scaled down technology node and the Silicon neuron circuits already available, the option of porting an existing neuron circuit implemented in higher process technology to the 180nm process technology is explored in this paper. We have implemented an existing integrate and fire neuron circuit at 180nm CMOS technology node with circuit simulator and studied the resulting characteristics.

A Physics-Based Model of Double-Gate Tunnel FET for Circuit Simulation

Abstract: Tunnel FETs (TFETs) having better ON–OFF switching performance is an alternative nano-device that replaces MOSFET (metal oxide field effect transistor) in low-power VLSI (very large scale integration) circuits. The physics-based models of TFETs are essential to integrate with circuit simulators for design and optimization of TFET-based circuits. There is no built-in TFET model available in any commercial circuit simulators. This paper presents the development of an accurate physics-based model for double-gate TFET and its integration in Cadence circuit simulator SPECTRE. The model captures all device physics and is evaluated for various device parameters such as channel length, oxide thickness, and high-κ dielectrics and validated with results from TCAD (Technology Computer Aided Design) Sentaurus. The integrated model is used to develop digital libraries of logic gates and adders. These digital libraries can be used to design TFET-based VLSI circuits. This method of integration using physics-base...

A novel inverter topology for reduction of common mode voltage for GaN-based variable frequency inverter

Abstract: Wide bandgap (WBG) semiconductor power devices are becoming increasing popular as an alternative to conventional Si devices in power applications. While these WBG devices have many inherent benefits, one downside of these devices is the potential for increased emission of electromagnetic interference (EMI) due to the increased switching frequency and turn-on/off capabilities. To mitigate this effect, this paper presents a novel inverter topology to reduce the source of the common mode EMI noise, thus, potentially reducing the required EMI filter size. In this study, the novel topology is implemented as a three-phase voltage source inverter utilizing GaN HEMTs, and is simulated with circuit simulation software LTSpice with device models provided by manufacturer, and results are analyzed with MATLAB. A characterization of the key design parameters for the novel topology is also provided.

Reliable GaN HEMT modeling based on Chalmers model and pulsed S-parameter measurements

Abstract: GaN HEMT performance is still compromised by trapping effects, but no commercial circuit simulator already provides compact models that account for these effects. This work explores the capability of a standard Chalmers (Angelov) model to accurately predict the power amplifier operation of GaN HEMTs. It is shown that relying on pulsed S-parameters and by restricting the model to be valid only for a fixed drain voltage, good simulation accuracy is achieved.

Qucs-0.0.19S: A new open-source circuit simulator and its application for hardware design

Abstract: Circuit simulation is widely used in communication and control equipment hardware design. This article introduces an extended version of the popular Qucs circuit simulator called Qucs-0.0.19S. It is a simulation tool which supports multiple SPICE circuit simulators, including Ngspice and Xyce. The package is equipped with a graphical user interface, component and compact device modelling tools, a choice of simulation engine, and advanced simulation data post-processing facilities. It allows user to construct simulation components using XSPICE "CodeModelling" and to add simulation techniques via Nutmeg scripting. Qucs-0.0.19S is targeted at academic and industrial applications. This paper presents the package software implementation details and a series of typical application studies.

An integrated optical parallel adder as a first step towards light speed data processing

Abstract: Integrated optical circuits with nanophotonic devices have attracted significant attention due to its low power dissipation and light-speed operation. With light interference and resonance phenomena, the nanophotonic device works as a voltage-controlled optical pass-gate like a pass-transistor. This paper first introduces a concept of the optical pass-gate logic, and then proposes a parallel adder circuit based on the optical pass-gate logic. Experimental results obtained with an optoelectronic circuit simulator show advantages of our optical parallel adder circuit over a traditional CMOS-based parallel adder circuit.