scispace - formally typeset
G

Guido Groeseneken

Researcher at Katholieke Universiteit Leuven

Publications -  1085
Citations -  29081

Guido Groeseneken is an academic researcher from Katholieke Universiteit Leuven. The author has contributed to research in topics: Gate oxide & CMOS. The author has an hindex of 73, co-authored 1074 publications receiving 26977 citations. Previous affiliations of Guido Groeseneken include Siemens & Liverpool John Moores University.

Papers
More filters
Journal ArticleDOI

A reliable approach to charge-pumping measurements in MOS transistors

TL;DR: In this article, a new and accurate approach to charge-pumping measurements for the determination of the Si-SiO 2 interface state density directly on MOS transistors is presented.
Journal ArticleDOI

New insights in the relation between electron trap generation and the statistical properties of oxide breakdown

TL;DR: In this paper, a percolation-based model for intrinsic breakdown in thin oxide layers is proposed, which can explain the experimentally observed statistical features of the breakdown distribution, such as the increasing spread of the Q/sub BD/-distribution for ultrathin oxides.
Journal ArticleDOI

Analysis of the charge pumping technique and its application for the evaluation of MOSFET degradation

TL;DR: In this article, a charge pumping technique is used to determine the degradation mechanisms in MOS transistors under all kinds of aging conditions (e.g., irradiation, hot-carrier, Fowler-Nordheim stress) and to quantify the degradation.
Journal ArticleDOI

Consistent model for the hot-carrier degradation in n-channel and p-channel MOSFETs

TL;DR: In this article, the degradation behavior of n-channel transistors under alternating injection conditions is discussed and fully explained based on the static stress degradation model for both channel types using the charge-pumping technique.
Journal ArticleDOI

Tunnel field-effect transistor without gate-drain overlap

TL;DR: In this article, the authors generalized the tunnel field effect transistor configuration by allowing a shorter gate structure, which is especially attractive for vertical nanowire-based transistors, and demonstrated with device simulations that the more flexible configuration allows of the reduction of ambipolar behavior, the increase of switching speed, and the decrease of processing complexity.