scispace - formally typeset
J

James Hone

Researcher at Columbia University

Publications -  702
Citations -  128248

James Hone is an academic researcher from Columbia University. The author has contributed to research in topics: Graphene & Monolayer. The author has an hindex of 127, co-authored 637 publications receiving 108193 citations. Previous affiliations of James Hone include DARPA & Santa Fe Institute.

Papers
More filters
Posted Content

Manipulation of Exciton Dynamics in Single-Layer WSe2 Using a Toroidal Dielectric Metasurface.

TL;DR: In this article, single-layer WSe2 and titanium oxide (TiO2) dielectric metasurfaces with toroidal resonances were integrated to achieve robust exciton emission enhancement over one order of magnitude at room and low temperatures.
Journal ArticleDOI

Correction to “Limits of Carrier Diffusion in n-Type and p-Type CH3NH3PbI3 Perovskite Single Crystals”

TL;DR: The model that was used to determine the sensitivity constant for time-resolved microwave conductivity (TRMC) measurements does not yield the correct mobility−yield product because it did not take into account crystal thickness, so a corrected model is used.
Proceedings ArticleDOI

Optical studies of individual single-walled carbon nanotubes under axial strain

TL;DR: In this paper, the effect of axial strain on individual single-walled carbon nanotubes has been investigated experimentally and changes in the optical transition energies reflect both the nature of the transition being probed and crystallographic structure of the nanotube.
Journal ArticleDOI

Quenched Excitons in WSe2/α-RuCl3 Heterostructures Revealed by Multimessenger Nanoscopy.

TL;DR: In this article , the authors investigate heterostructures composed of monolayer WSe2 stacked on α-RuCl3 using a combination of Terahertz (THz) and infrared (IR) nanospectroscopy and imaging, scanning tunneling spectroscopy (STS), and photoluminescence (PL).
Journal ArticleDOI

Exploiting the Common Case When Accelerating Input-Dependent Stream Processing by FPGA

TL;DR: In this paper , the use of fast-slow path and early-exit techniques in the design of an FPGA-accelerated network intrusion prevention system (IPS) is studied.