scispace - formally typeset
Proceedings ArticleDOI

A multiple modulator fractional divider

B. Miller, +1 more
- pp 559-568
Reads0
Chats0
TLDR
In this article, a CMOS integrated fractional-N divider is presented, which allows the spectrum of error energy to be shaped so that fractional synthesis error energy is pushed away from the carrier.
Abstract
Based on oversampling A/D conversion technology which allows the spectrum of error energy to be shaped so that fractional synthesis error energy is pushed away from the carrier, a CMOS integrated fractional-N divider is presented. A complete fractional-N phase locked loop (PLL) which was constructed utilizing only the CMOS divider, a dual modulus prescaler, a simple loop filter, and a voltage controlled oscillator is discussed. The resulting PLL is shown to exhibit no fractional spurs. >

read more

Content maybe subject to copyright    Report

Citations
More filters
Proceedings ArticleDOI

Linearized performance evaluation of polar transmitter for EDGE

TL;DR: In this article, a power supply modulated class-E PA is proposed as the power stage to improve both envelope and phase linearization, which results in a so-called 3-point modulator.
Proceedings ArticleDOI

A CMOS triple-band fractional-N frequency synthesizer for GSM/GPRS/EDGE applications

Ping Wu, +1 more
TL;DR: A low-cost low-power fractional-N synthesizer IC targeting GSM, DCS and PCS tri-band cellular phone applications has been implemented and functionality was verified for frequencies up to 2 GHz.
Journal ArticleDOI

A versatile timing unit for traffic shaping, policing and charging in packet-switched networks

TL;DR: The design, implementation and evaluation of a timing unit that can support accurate and efficient implementations of traffic shaping, policing and charging in packet-switched networks are addressed.

Modular time-of-flight image sensor for light detection and ranging: A digital approach to LIDAR

TL;DR: A novel proposal for dealing with external interferes is introduced, as well as novel phase/frequency locking solution at the sensor level, as a reference for timing measurements in Direct time-of-flight (dTOF).
References
More filters
Journal ArticleDOI

A Use of Double Integration in Sigma Delta Modulation

TL;DR: A modulator that employs double integration and two-level quantization is easy to implement and is tolerant of parameter variation.
Journal ArticleDOI

A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping

TL;DR: A highly stable triple-integration noise-shaping technology which permits greater accuracy for monolithic audio A/D converters is discussed and a 16-bit 24-kHz bandwidth A-D converter LSI with digital filters was successfully fabricated in 2-/spl mu/m CMOS technology.
Journal ArticleDOI

Oversampled Sigma-Delta Modulation

TL;DR: This paper rigorously derive several basic properties of a simple discrete-time single integrator loop sigma-delta modulator with an accumulate-and-dump demodulator and shows that when the input is constant, the state sequence of the integrator in the encoder loop can be modeled exactly as a linear system in an appropriate space.
Book

Frequency synthesis by phase lock

TL;DR: The Elementary Phase-Locked Synthesizer, Modulation, Sidebands and Noise Spectrums, and its Applications: Large-Signal Performance, Natural Acquisition.
Book ChapterDOI

The Structure of Quantization Noise from Sigma-Delta Modulation

TL;DR: Simple algebraic expressions for this modulation noise and its spectrum in terms of the input amplitude are derived and can be useful for designing oversampled analog to digital converters that use sigma-delta modulation for the primary conversion.
Related Papers (5)