Asymmetric U-Shaped-Gated TFET for Low-Power Ana–Digi Applications at Sub-7-nm Technology Node: A Simulation-Based Optimization Study
TLDR
In this article , an asymmetric U-shaped-gated tunnel FET (AU-TFET), with a unique vertical channel epilayer, at sub-7-nm technology node, has been proposed and investigated for its suitability to be a universal device.Abstract:
In this article, for the first time, an asymmetric U-shaped-gated tunnel FET (AU-TFET), with a unique vertical channel epilayer, at sub-7-nm technology node, has been proposed and investigated for its suitability to be a universal device. After validating the simulation scheme with the experimental results of fabricated TFET devices, the impact of thickness of the said epilayer ( ${T}_{\text {epi}}$ ), on device performance, has been thoroughly investigated in terms of a variety of performance metrics, both in analog and digital (Ana–Digi) domains. To increase the vitality of the work, the device-level analysis is stretched to the circuit level. The impact on the inverter performance, both in Ana–Digi domains, in terms of fundamental circuit performance parameters, viz., dc gain, short-circuit power dissipation during switching, noise margin (NM), and so on, has been studied, and ultimately, the most optimized TFET structure, in each domain, has been identified. Finally, in this whole device/circuit co-analysis, after summing up all the performance metrics in both the domains while looking for meeting the low-power (LP) requirements (following the goals, as applicable, of international roadmaps), altogether, we have found that AU-TFET with ${T}_{\text {epi}} $ = 6 nm could be considered as the ultimate optimized universal LP Ana–Digi TFET structure.read more
Citations
More filters
Journal ArticleDOI
Study on Linearity and Harmonic Distortion for a Unique U-TFET in Low-Power Analog/RF Applications: The Role of Channel Epilayer Thickness
TL;DR: In this article , the impact of vertical channel epilayer thickness (Tepi) of a unique U-TFET has been investigated in the RF domain along with its linearity aspect.
References
More filters
Journal ArticleDOI
Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec
TL;DR: In this paper, a 70-nm n-channel tunneling field effect transistor (TFET) with sub-threshold swing (SS) of 52.8 mV/dec at room temperature was demonstrated.
Journal ArticleDOI
Demonstration of L-Shaped Tunnel Field-Effect Transistors
TL;DR: In this article, an L-shaped tunnel FET (TFET), which features band-to-band tunneling (BTBT) perpendicular to the channel direction, is experimentally demonstrated for the first time.
Proceedings ArticleDOI
A power-constrained MPU roadmap for the International Technology Roadmap for Semiconductors (ITRS)
Kwangok Jeong,Andrew B. Kahng +1 more
TL;DR: In this article, the authors describe a modeling framework to predict future characteristics and implied technology requirements of the ITRS microprocessor (MPU) system driver, following Moore's Law scaling under power constraints.
Journal ArticleDOI
2-D Analytical Modeling of the Electrical Characteristics of Dual-Material Double-Gate TFETs With a SiO 2 /HfO 2 Stacked Gate-Oxide Structure
Sanjay Kumar,Ekta Goel,Kunal Singh,Balraj Singh,Prince Kumar Singh,Kamalaksha Baral,Satyabrata Jit +6 more
TL;DR: In this paper, a physics-based 2D analytical model for surface potential, electric field, drain current, subthreshold swing (SS) and threshold voltage of dual-material (DM) double-gate tunnel FETs with SiO2/HfO2 stacked gate-oxide structure has been developed.
Journal ArticleDOI
Impact of a Spacer Dielectric and a Gate Overlap/Underlap on the Device Performance of a Tunnel Field-Effect Transistor
TL;DR: In this paper, the effects of varying the dielectric constant and width of the spacer are studied, and it is observed that the use of a low-dielectric as a spacer causes an improvement in its on-state current.