Journal ArticleDOI
Dual- $V_{th}$ Independent-Gate FinFETs for Low Power Logic Circuits
M Rostami,Kartik Mohanram +1 more
TLDR
This paper describes the electrode work-function, oxide thickness, gate-source/drain underlap, and silicon thick ness optimization required to realize dual-Vth independent-gate FinFETs, enabling a new class of compact logic gates with higher expressive power and flexibility than conventional CMOS gates.Abstract:
This paper describes the electrode work-function, oxide thickness, gate-source/drain underlap, and silicon thick ness optimization required to realize dual-Vth independent-gate FinFETs. Optimum values for these FinFET design parameters are derived using the physics-based University of Florida SPICE model for double-gate devices, and the optimized FinFETs are simulated and validated using Sentaurus TCAD simulations. Dual-Vth FinFETs with independent gates enable series and parallel merge transformations in logic gates, realizing compact low power alternative gates with competitive performance and reduced input capacitance in comparison to conventional FinFET gates. Furthermore, they also enable the design of a new class of compact logic gates with higher expressive power and flexibility than conventional CMOS gates, e.g., implementing 12 unique Boolean functions using only four transistors. Circuit designs that balance and improve the performance of the novel gates are described. The gates are designed and calibrated using the University of Florida double-gate model into conventional and enhanced technology libraries. Synthesis results for 16 benchmark circuits from the ISCAS and OpenSPARC suites indicate that on average at 2 GHz, the enhanced library reduces total power and the number of fins by 36% and 37%, respectively, over a conventional library designed using shorted-gate FinFETs in 32 nm technology.read more
Citations
More filters
Proceedings ArticleDOI
Open Cell Library in 15nm FreePDK Technology
Mayler G. A. Martins,Jody Maick Matos,Renato P. Ribas,Andre I. Reis,Guilherme Simões Schlinker,Lucio Rech,Jens Michelsen +6 more
TL;DR: The proposed cell library is intended to provide access to advanced technology node for universities and other research institutions, in order to design digital integrated circuits and also to develop cell-based design flows, EDA tools and associated algorithms.
Journal ArticleDOI
FinFETs: From Devices to Architectures
D. Bhattacharya,Niraj K. Jha +1 more
TL;DR: Research on FinFETs from the bottommost device level to the topmost architecture level is reviewed and various possible FinFet asymmetries and their impact are surveyed, and novel logic-level and architecture-level tradeoffs offered by FinFetts are surveyed.
Journal ArticleDOI
Energy and area efficient imprecise compressors for approximate multiplication at nanoscale
TL;DR: This paper proposes efficient imprecise 4:2 and 5:2 compressors by modifying the truth table of the exact compressors to achieve simpler logic functions with fewer output errors and provides a significant compromise between hardware efficiency and accuracy for approximate computing.
Journal ArticleDOI
Design of Logic Gates and Flip-Flops in High-Performance FinFET Technology
Ajay N. Bhoj,Niraj K. Jha +1 more
TL;DR: It is demonstrated that Asymm-ΦG shorted-gate (a-SG) n/p-FinFETs are promising, as they can yield over two orders of magnitude lower leakage without excessive degradation in ON-state current, in comparison to Symm- ΦGShorted-Gate (SG) FinFets, placing them in a better position than back-gate biased independent-gate [IG] FinFetts for leakage reduction.
Journal ArticleDOI
A low-power single-ended SRAM in FinFET technology
TL;DR: A single-ended low-power 7T SRAM cell in FinFET technology enhances read performance by isolating the storage node from the read path by disconnecting the feedback path of the cross-coupled inverters during the write operation.
References
More filters
Book
FinFETs and Other Multi-Gate Transistors
TL;DR: FinFETs and Other Multi-Gate Transistors provides a comprehensive description of the physics, technology and circuit applications of multigate field-effect transistors (FET) and explains the physics and properties.
Book
Logical Effort: Designing Fast CMOS Circuits
TL;DR: In this article, the authors derived the method of logical effort from design examples and calculated the logical effort of gates, and then calibrated the model to achieve equal rising and falling delays.
Journal ArticleDOI
Sub-50 nm P-channel FinFET
Xuejue Huang,Wen-Chin Lee,C. Kuo,Digh Hisamoto,Leland Chang,J. Kedzierski,Erik H. Anderson,Hideki Takeuchi,Yang-Kyu Choi,K. Asano,Vivek Subramanian,Tsu-Jae King,Jeffrey Bokor,Chenming Hu +13 more
TL;DR: In this article, a self-aligned double-gate MOSFET structure (FinFET) is used to suppress the short-channel effects, which shows good performance down to a gate-length of 18 nm.
Journal ArticleDOI
Predictive technology model for nano-CMOS design exploration
TL;DR: A new generation of predictive technology model (PTM) is developed, covering emerging physical effects and alternative structures, based on physical models and early stage silicon data, and correctly captures process sensitivities in the nanometer regime.
Journal ArticleDOI
Sensitivity of double-gate and FinFETDevices to process variations
Shiying Xiong,Jeffrey Bokor +1 more
TL;DR: In this paper, the authors investigated the manufacturability of 20-nm double-gate and FinFET devices in integrated circuits by projecting process tolerances and quantitatively considered two important factors affecting the sensitivity of device electrical parameters to physical variations.