scispace - formally typeset
A

Alberto Sangiovanni-Vincentelli

Researcher at University of California, Berkeley

Publications -  946
Citations -  47259

Alberto Sangiovanni-Vincentelli is an academic researcher from University of California, Berkeley. The author has contributed to research in topics: Logic synthesis & Finite-state machine. The author has an hindex of 99, co-authored 934 publications receiving 45201 citations. Previous affiliations of Alberto Sangiovanni-Vincentelli include National University of Singapore & Lawrence Berkeley National Laboratory.

Papers
More filters
Proceedings ArticleDOI

A Fully Implicit Algorithm for Exact State Minimization

TL;DR: The first published algorithm for fully implicit exact binate covering is presented, which can reduce and solve binate tables with up to 10 /sup 6/ rows and columns and the entire branch-and-bound procedure is carried on implicitly.
Proceedings ArticleDOI

An incomplete scan design approach to test generation for sequential machines

TL;DR: An incomplete scan design approach to sequential test generation is presented, which represents a significant departure from previous methods and can be guaranteed as in the complete scan design case, but at significantly less area and performance cost.
Proceedings Article

Mighty: a rip-up and reroute detailed router

TL;DR: A new routing technique that can be applied for general two-layer detailed routing problems including switch boxes, channels and partially routed areas, is presented and has performed as well or better than existing algorithms.
Proceedings ArticleDOI

Task generation and compile-time scheduling for mixed data-control embedded software

TL;DR: The approach maximizes the amount of static scheduling to reduce the need of context switch and operating system intervention and shows the potential of the method to reduce software design time and errors.
Proceedings ArticleDOI

A hierarchical coordination language for interacting real-time tasks

TL;DR: This work designed and implemented a new programming language called Hierarchical Timing Language (HTL) for hard realtime systems and presents a distributed HTL implementation of an automotive steer-by-wire controller.