scispace - formally typeset
Proceedings ArticleDOI

The role of optics in future high radix switch design

Reads0
Chats0
TLDR
This work proposes an optical switch architecture that exploits high-speed optical interconnects to build a flat crossbar with multiple-writer, single-reader links that performs similarly to YARC for small packets while consuming less than half the power, and handles 80% more load for large message traffic.
Abstract
For large-scale networks, high-radix switches reduce hop and switch count, which decreases latency and power. The ITRS projections for signal-pin count and per-pin bandwidth are nearly flat over the next decade, so increased radix in electronic switches will come at the cost of less per-port bandwidth. Silicon nanophotonic technology provides a long-term solution to this problem. We first compare the use of photonic I/O against an all-electrical, Cray YARC inspired baseline. We compare the power and performance of switches of radix 64, 100, and 144 in the 45, 32, and 22 nm technology steps. In addition with the greater off-chip bandwidth enabled by photonics, the high power of electrical components inside the switch becomes a problem beyond radix 64. We propose an optical switch architecture that exploits highspeed optical interconnects to build a flat crossbar with multiplewriter, single-reader links. Unlike YARC, which uses small buffers at various stages, the proposed design buffers only at input and output ports. This simplifies the design and enables large buffers, capable of handling ethernet-size packets. To mitigate head-of-line blocking and maximize switch throughput, we use an arbitration scheme that allows each port to make eight requests and use two grants. The bandwidth of the optical crossbar is also doubled to to provide a 2x internal speedup. Since optical interconnects have high static power, we show that it is critical to balance the use of optical and electrical components to get the best energy efficiency. Overall, the adoption of photonic I/O allows 100,000 port networks to be constructed with less than one third the power of equivalent all-electronic networks. A further 50% reduction in power can be achieved by using photonics within the switch components. Our best optical design performs similarly to YARC for small packets while consuming less than half the power, and handles 80% more load for large message traffic.

read more

Citations
More filters
Proceedings ArticleDOI

DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling

TL;DR: DSENT, a NoC modeling tool for rapid design space exploration of electrical and opto-electrical networks, is presented and the results show the implications of different technology scenarios and the need to reduce laser and thermal tuning power in a photonic network due to their non-data-dependent nature.
Journal ArticleDOI

Perspective on the future of silicon photonics and electronics

TL;DR: It is shown that co-packaged silicon photonics and electronics enable the continued progress of both fields and propel further innovation in both.
Journal ArticleDOI

A 45 nm CMOS-SOI Monolithic Photonics Platform With Bit-Statistics-Based Resonant Microring Thermal Tuning

TL;DR: A bit-statistical tuner that decouples tracking of optical one and zero-levels to realize non-dc-balanced data transmission, an “eye-max”-locking controller, and self-heating cancellation without need for a high-speed sensing frontend is presented.
Journal ArticleDOI

Large-scale integrated photonics for high-performance interconnects

TL;DR: In this paper, a survey of photonic technologies amenable to large-scale CMOS integration is presented from the perspective of high-performance interconnects operating over distance scales of 1mm to 100m.
Journal ArticleDOI

A Monolithically-Integrated Chip-to-Chip Optical Link in Bulk CMOS

TL;DR: This work demonstrates a silicon-photonic link with optical devices and electronics integrated on the same chip in a 0.18 µm bulk CMOS memory periphery process, and introduces deep-trench isolation, placed underneath to prevent optical mode leakage into the bulk silicon substrate, and implant-amorphization to reduce polysilicon loss.
References
More filters
Journal ArticleDOI

Micrometre-scale silicon electro-optic modulator

TL;DR: Electro-optic modulators are one of the most critical components in optoelectronic integration, and decreasing their size may enable novel chip architectures, and here a high-speed electro-optical modulator in compact silicon structures is experimentally demonstrated.
Journal ArticleDOI

Input Versus Output Queueing on a Space-Division Packet Switch

TL;DR: Two simple models of queueing on an N \times N space-division packet switch are examined, and it is possible to slightly increase utilization of the output trunks and drop interfering packets at the end of each time slot, rather than storing them in the input queues.
Journal ArticleDOI

The M5 Simulator: Modeling Networked Systems

TL;DR: The M5 simulator provides features necessary for simulating networked hosts, including full-system capability, a detailed I/O subsystem, and the ability to simulate multiple networked systems deterministically.
Proceedings ArticleDOI

Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0

TL;DR: This work implements two major extensions to the CACTI cache modeling tool that focus on interconnect design for a large cache, and adopts state-of-the-art design space exploration strategies for non-uniform cache access (NUCA).
Journal ArticleDOI

Guiding, modulating, and emitting light on Silicon-challenges and opportunities

TL;DR: In this paper, the authors discuss mechanisms in silicon photonics for waveguiding, modulating, light amplification, and emission, together with recent advances of fabrication techniques, have enabled the demonstration of ultracompact passive and active silicon photonic components with very low loss.
Related Papers (5)
Trending Questions (1)
Why we don't find port fastethernet0/0 on Catalyst switches?

The ITRS projections for signal-pin count and per-pin bandwidth are nearly flat over the next decade, so increased radix in electronic switches will come at the cost of less per-port bandwidth.