Journal ArticleDOI
An improved frequency compensation technique for CMOS operational amplifiers
Reads0
Chats0
TLDR
In this paper, a two-stage CMOS operational amplifier is proposed to provide stable operation for a much larger range of capacitive loads, as well as much improved V/SUB BB/ power supply rejection over very wide bandwidths for the same basic operational amplifier circuit.Abstract:
The commonly used two-stage CMOS operational amplifier suffers from two basic performance limitations due to the RC compensation network around the second gain stage. First, it provides stable operation for only a limited range of capacitive loads, and second, the power supply rejection shows severe degradation above the open-loop pole frequency. The technique described provides stable operation for a much larger range of capacitive loads, as well as much improved V/SUB BB/ power supply rejection over very wide bandwidths for the same basic operational amplifier circuit. The author presents a mathematical analysis of this new technique in terms of its frequency and noise characteristics followed by its implementation in all n-well CMOS process. Experimental results show 70-dB negative power supply rejection at 100 kHz and an input noise density of 58 nV/(Hz)/SUP 1/2/ at 1 kHz.read more
Citations
More filters
Proceedings ArticleDOI
Analog High Speed Video Buffer ASIC for Large Capacitive Load Applications
TL;DR: An analog high speed video buffer ASIC with a UGB (Unity Gain Bandwidth) of 106MHz and DC Gain of 72dB and a sufficiently small input capacitance (<1pF) and power consumption of <100mW with a load of 30pF is proposed.
Proceedings ArticleDOI
First-order Hold DAC Reconstruction Filtering for Efficient Image Rejection
TL;DR: In this article , an analog first-order-hold filter was proposed to improve the image rejection of the DAC output signal, which was evaluated through extensive simulations and it was found that its image rejection ratio was 20 dB better than the conventional zero-order hold and 10dB better than a 1st-order lowpass.
Proceedings ArticleDOI
A 2.5-V 8-Bit Low power SAR ADC using POLC and SMTCMOS D-FF for IoT Applications
G. Prathiba,M. Santhi +1 more
TL;DR: Considering about the resolution, speed and compact design of 8-bit SAR-ADC, the proposed POLC strategy reasonably diminishes the propagation delay and decreases the force utilization differently in relation to the standard system.
Book ChapterDOI
Power Transmission and Voltage Regulation
TL;DR: In this article, two on-chip low drop out (LDO) voltage regulators are presented which target two different specification sets, and which are incorporated into two versions of the Neuro+ IC.
Book ChapterDOI
Compatibility of SC Technique with Digital VLSI Technology
TL;DR: In this chapter, the charge-domain principle has been discussed, where the signal is processed within charge signal variables and the linearity of the transfer function is preserved as long as the circuit structures fulfill the required condition.
References
More filters
Journal ArticleDOI
MOS operational amplifier design-a tutorial overview
Paul R. Gray,Robert G. Meyer +1 more
TL;DR: In this paper, an overview of current design techniques for operational amplifiers implemented in CMOS and NMOS technology at a tutorial level is presented, focusing on CMOS amplifiers because of their more widespread use.
Journal ArticleDOI
A high performance low power CMOS channel filter
TL;DR: In this article, a new CMOS PCM channel filter is described, which includes transmit and receive filters on a single die, and the chip displays an idle-channel noise of typically 0 dBrnC0, a power supply rejection ratio of 40-50 dB at 1 kHz, and a fully operational power dissipation of only 35 mW.
Journal ArticleDOI
High-performance NMOS operational amplifier
TL;DR: A high performance operational amplifier 300 mil/SUP 2/ in area has been designed and fabricated in a standard n-channel silicon-gate enhancement/depletion MOS process.
Journal ArticleDOI
A single-chip CMOS PCM codec with filters
TL;DR: In this paper, a complete PCM codec using charge redistribution and switched-capacitor techniques is described, implemented in a two-level polysilicon CMOS technology using 23.4 mm/SUP 2/ of active area.
Journal ArticleDOI
Low-Power High-Drive CMOS Operational Amplifiers
TL;DR: Low-power CMOS op amps with high-drive capability and good settling characteristics are described, suitable for applications in such systems as charge-redistribution codecs and switched-capacitor filters.