scispace - formally typeset
Journal ArticleDOI

An improved frequency compensation technique for CMOS operational amplifiers

B.K. Ahuja
- 01 Dec 1983 - 
- Vol. 18, Iss: 6, pp 629-633
Reads0
Chats0
TLDR
In this paper, a two-stage CMOS operational amplifier is proposed to provide stable operation for a much larger range of capacitive loads, as well as much improved V/SUB BB/ power supply rejection over very wide bandwidths for the same basic operational amplifier circuit.
Abstract
The commonly used two-stage CMOS operational amplifier suffers from two basic performance limitations due to the RC compensation network around the second gain stage. First, it provides stable operation for only a limited range of capacitive loads, and second, the power supply rejection shows severe degradation above the open-loop pole frequency. The technique described provides stable operation for a much larger range of capacitive loads, as well as much improved V/SUB BB/ power supply rejection over very wide bandwidths for the same basic operational amplifier circuit. The author presents a mathematical analysis of this new technique in terms of its frequency and noise characteristics followed by its implementation in all n-well CMOS process. Experimental results show 70-dB negative power supply rejection at 100 kHz and an input noise density of 58 nV/(Hz)/SUP 1/2/ at 1 kHz.

read more

Citations
More filters
Proceedings ArticleDOI

Investigating the Developments on the Frequency Compensation Techniques of the Two-Stage OTAs - A Brief Guide and Updated Review -

TL;DR: In this work, the developments of the major FCTs of the two-stage OTAs are investigated and can be used as a guide for the design engineers as well as the universities teaching graduate level advanced electronics and OTAs/Op-amps courses.
Proceedings ArticleDOI

A 100MHz, 1.2V, ±1V peak-to-peak output, double-bus single ended-to-differential switched-capacitor amplifier for multi-column CMOS image sensors

TL;DR: This paper presents a high-speed (100MHz), low-voltage (1.2V), rail-to-rail (±1V) output, double-bus single ended- to-differential switched-capacitor amplifier built in multi-column CMOS image sensors, designed and built in SMIC semiconductor foundry.

Mixed-Signal Circuit Implementation of Spiking Neuron Models

TL;DR: Der in dieser Arbeit entworfene Neuronenschaltkreis wird den Benutzern ein der Biologie ahnliches, spikendes Neuron bieten and als fundamentale Einheit in die zweite Generation des BrainScaleS-Systems eingehen.
Journal ArticleDOI

Novel single-ended CMOS transconductance amplifiers

D. Ray, +1 more
- 18 Jul 1985 - 
TL;DR: Two novel CMOS single-ended amplifiers are presented, suitable for switched-capacitor-filter designs, that exhibit high gain and bandwidth as well as high PSRR, low power and small size.
Proceedings ArticleDOI

A low-power CMOS operational amplifier IC for a heterogeneous paper-based potentiostat

TL;DR: In this paper, a low-power paper-based amperometric front-end for low-cost and rapid detection environment is presented, where the operational amplifier core is on a bare custom CMOS chip, which is integrated onto the paper substrate alongside commercial off-the-shelf electronic components.
References
More filters
Journal ArticleDOI

MOS operational amplifier design-a tutorial overview

TL;DR: In this paper, an overview of current design techniques for operational amplifiers implemented in CMOS and NMOS technology at a tutorial level is presented, focusing on CMOS amplifiers because of their more widespread use.
Journal ArticleDOI

A high performance low power CMOS channel filter

TL;DR: In this article, a new CMOS PCM channel filter is described, which includes transmit and receive filters on a single die, and the chip displays an idle-channel noise of typically 0 dBrnC0, a power supply rejection ratio of 40-50 dB at 1 kHz, and a fully operational power dissipation of only 35 mW.
Journal ArticleDOI

High-performance NMOS operational amplifier

TL;DR: A high performance operational amplifier 300 mil/SUP 2/ in area has been designed and fabricated in a standard n-channel silicon-gate enhancement/depletion MOS process.
Journal ArticleDOI

A single-chip CMOS PCM codec with filters

TL;DR: In this paper, a complete PCM codec using charge redistribution and switched-capacitor techniques is described, implemented in a two-level polysilicon CMOS technology using 23.4 mm/SUP 2/ of active area.
Journal ArticleDOI

Low-Power High-Drive CMOS Operational Amplifiers

TL;DR: Low-power CMOS op amps with high-drive capability and good settling characteristics are described, suitable for applications in such systems as charge-redistribution codecs and switched-capacitor filters.