Institution
Actel
About: Actel is a based out in . It is known for research contribution in the topics: Antifuse & Field-programmable gate array. The organization has 364 authors who have published 402 publications receiving 12674 citations.
Topics: Antifuse, Field-programmable gate array, Layer (electronics), Programmable logic array, Transistor
Papers published on a yearly basis
Papers
More filters
•
27 Dec 2005
TL;DR: In this article, a method for programming a flash memory cell comprises providing input data to the flash cell and providing a segmented programming pulse to the Flash memory cell, each successive programming segment including a programming potential higher than the programming potential used in a previous programming segment.
Abstract: A method for programming a flash memory cell comprises providing input data to the flash cell and providing a segmented programming pulse to the flash memory cell. The segmented programming pulse includes programming segments, each successive programming segment including a programming potential higher than the programming potential used in a previous programming segment, each programming segment followed by a zero-potential compare segment. The output of the flash memory cell is compared with the input data during the compare segment after each programming segment. The segmented programming pulse is terminated if the output of the flash memory cell matches the input data. The programming potential in each programming segment is increased during the programming segment. The programming potential in successive segments is either is increased or stepped up to the final value of the previous programming segment.
18 citations
••
23 Sep 2008TL;DR: Power measurements show that, across a suite of 120 industrial designs, the technique described in this paper reduces dynamic power by 13% on average, with only a 1% degradation in timing performance.
Abstract: This paper considers the implementation of an annealing technique for dynamic power reduction in FPGAs. The proposed method comprises a power-aware objective function for placement and is implemented in a commercial tool. In particular, a capacitance model based on multi-dimensional nonlinear regression is described, as well as a new capacitance model for global nets. The importance and advantages of these models are highlighted in terms of the overall attainable reduction in power in a real, commercially-available architecture and tool flow. The results are quantified across a range of industrial benchmarks targeting the Actelreg IGLOOtrade FPGA architecture. Power measurements show that, across a suite of 120 industrial designs, the technique described in this paper reduces dynamic power by 13% on average, with only a 1% degradation in timing performance.
18 citations
•
12 Dec 1995TL;DR: In this paper, the bottom oxide of the ONO antifuse material layer is grown over a small area of N- diffusion surrounded by an N+ diffusion area where the diffusion could be patterned as N-Islands or N-stripes, or the like, with the active N- area controlled by the formation and drive-in of the N + diffusion layer.
Abstract: The present invention is directed to an antifuse structure and fabrication process wherein the bottom oxide of the ONO antifuse material layer is grown over a small area of N- diffusion surrounded by an N+ diffusion area where the N- diffusion could be patterned as N- "islands" or as N- "stripes", or the like, with the active N- area controlled by the formation and drive-in of the N+ diffusion layer. In this way, the bottom oxide layer of the ONO antifuse material layer is thinner at its center (above the N- region) than at its edges because oxide grows slower on the less doped N- region at the center of the antifuse than at the more heavily doped N+ regions at the edges of the antifuse. Forcing the center of the antifuse material layer to be thinner causes the antifuse to preferentially break down at its center and away from its edges. The opening in the antifuse cell opening mask is wider than the width of the N- diffusion area so that both N- and N+ areas are exposed in the antifuse cell opening step. Since the N+ diffusion can be very accurately dimensionally controlled with known techniques, it is thus possible to reduce the dimension of the active N- diffusion down to 0.2 μm or below, comparing favorably with the linear dimension of 1.0 μm used in currently available state-of-the-art manufacturing processes for antifuses. This represents a factor of 25 reduction in the active antifuse area, which in turn can dramatically reduce the defect density of antifuses over current technology and/or dramatically increase the number of antifuses that may be disposed in a given area of silicon.
18 citations
•
[...]
TL;DR: A flash memory cell includes a p-channel flash transistor having a source, a drain, a floating gate, and a control gate as mentioned in this paper, and an n-channel assist transistor with a source and a drain.
Abstract: A flash memory cell includes a p-channel flash transistor having a source, a drain, a floating gate, and a control gate, an n-channel flash transistor having a source, a drain coupled to the drain of the p-channel flash transistor, a floating gate, and a control gate, a switch transistor having a gate coupled to the drains of the p-channel flash transistor and the n-channel flash transistor, a source, and a drain, and an n-channel assist transistor having a drain coupled to the drains of the p-channel flash transistor and the n-channel flash transistor, a source coupled to a fixed potential, and a gate.
18 citations
•
06 Oct 1994TL;DR: In this article, the antifuse structure of the present invention includes a bottom planarized electrode, an ILD disposed over the bottom electrode, a bottom cell opening in and through the ILD exposing the bottom electrodes, a first barrier metal layer disposed by means of collimated sputter deposition in the opening to form a layer of uniform thickness existing only within the Antifuse cell opening.
Abstract: The antifuse structure of the present invention includes a bottom planarized electrode, an ILD disposed over the bottom electrode, an antifuse cell opening in and through the ILD exposing the bottom electrode, a first barrier metal layer disposed by means of collimated sputter deposition in the antifuse cell opening to form a layer of uniform thickness existing only within the antifuse cell opening in order to protect the antifuse material layer from diffusion from the bottom electrode and to form an effective bottom electrode of reduced area, hence reducing the capacitance of the device, an antifuse material layer disposed in the antifuse cell opening and over the first barrier metal layer, a second barrier metal layer disposed over the antifuse material layer and optionally formed by collimated sputter deposition, and a top electrode disposed over the second barrier metal layer.
18 citations
Authors
Showing all 364 results
Name | H-index | Papers | Citations |
---|---|---|---|
Chenming Hu | 119 | 1296 | 57264 |
Abbas El Gamal | 59 | 221 | 20609 |
John L. McCollum | 34 | 132 | 4237 |
Sen-ching S. Cheung | 31 | 103 | 3925 |
Jonathan W. Greene | 26 | 69 | 3620 |
Abdul Rahim Forouhi | 22 | 44 | 2207 |
Ashvinkumar J. Sanghvi | 19 | 39 | 1069 |
Andrew Kennings | 17 | 59 | 823 |
Gregory Bakker | 17 | 35 | 1045 |
Frank Hawley | 16 | 52 | 865 |
Esmat Z. Hamdy | 16 | 32 | 1561 |
William C. Plants | 16 | 30 | 955 |
Fei Li | 15 | 20 | 1065 |
Yinming Sun | 15 | 24 | 663 |
Sinan Kaptanoglu | 15 | 31 | 767 |