Institution
Actel
About: Actel is a based out in . It is known for research contribution in the topics: Antifuse & Field-programmable gate array. The organization has 364 authors who have published 402 publications receiving 12674 citations.
Topics: Antifuse, Field-programmable gate array, Layer (electronics), Programmable logic array, Transistor
Papers published on a yearly basis
Papers
More filters
•
05 Dec 2001TL;DR: In this article, the authors propose a scalable block architecture in which each block connector tab networks of a 2×2 block grouping is arranged as a mirror image along the adjacent axis relative to each other.
Abstract: A programmable logic device which incorporates an innovative routing hierarchy consisting of the multiple levels of routing lines, connector tab networks and turn matrices, enables an innovative, space saving floor plan to be utilized in an integrated circuit implementation, and is particularly efficient when an SRAM is used as the configuration bit This floor plan is a scalable block architecture in which each block connector tab networks of a 2×2 block grouping is arranged as a mirror image along the adjacent axis relative to each other. Furthermore, the bidirectional input/output lines are provided as the input/output means for each block are oriented only in two directions (instead of the typical north, south, east and west directions) such that the block connector tab networks for adjacent blocks face each other in orientation. This orientation and arrangement permits blocks to share routing resources. In addition, this arrangement enables a 4×4 block grouping to be scalable. The innovative floor plan makes efficient use of die space with little layout dead space as the floor plan provides for a plurality of contiguous memory and passgate arrays (which provide the functionality of the bidirectional switches) with small regions of logic for CFGs and drivers of the block connector tab networks. Therefore, the gaps typically incurred due to a mixture of memory and logic are avoided. Intra-cluster routing lines and bi-directional routing lines are overlayed on different layers of the chip together with memory and passgate arrays to provide connections to higher level routing lines and connections between CFGs in the block.
17 citations
•
21 Nov 1994TL;DR: In this paper, a user-programmable interconnect architecture for logic arrays for digital and analog system design is described, where a plurality of logic cells or modules in a matrix are connected by vertical and horizontal wiring channels.
Abstract: A user-programmable interconnect architecture, which may be used for logic arrays for digital and analog system design, is disclosed. In one embodiment, a plurality of logic cells or modules in a matrix are connected by vertical and horizontal wiring channels. The wiring channels may in turn be programmed by the user to interconnect the various logic cells to implement the required logic function. The wiring channels comprise wiring segments connected by normally open programmable. Elements situated at the intersection of any two segments to be connected.
17 citations
•
19 Dec 2008TL;DR: In this paper, a programmable logic device (PLD) adapted to enter a low power or sleep mode with programmable wakeup pins in a wakeup group of pins is disclosed.
Abstract: A programmable logic device (PLD) adapted to enter a low-power or sleep mode with programmable wakeup pins in a wakeup group of pins is disclosed. Wake on a single pin change, wake on vector, and wake on a single pin transition are supported. The approach is to select the actively participating pins, enable the desired operation, define the wakeup condition, enter sleep mode, monitor the external signals coupled to the active pins, and exit sleep mode when the wakeup condition is detected.
17 citations
•
30 Oct 2007TL;DR: In this article, a programmable logic integrated circuit device adapted to enter a low power mode is described, which allows the device to transition into and out of low-power mode in response to a single signal from system control logic.
Abstract: A programmable logic integrated circuit device adapted to enter a low-power mode is described. The integrated circuit device includes a programmable logic block, a first low-power mode control circuit programmed into a portion of the programmable logic block, a second low-power mode control circuit, and a low-power enable input coupled to the first low-power mode control circuit and the second low-power mode control circuit. This arrangement allows the programmable logic integrated circuit device to transition into and out of low-power mode in response to a single signal from system control logic, so that the system control logic can be designed without detailed understanding of the inner workings of the programmable logic integrated circuit device or its programmed design.
17 citations
•
11 Jun 1998TL;DR: In this article, a method of testing an FPGA using NVM memory cells for programmable interconnects is presented. Butler et al. use a test circuit configuration by which identical tiles are identically programmed as much as possible; and simultaneously programming and simultaneously erasing pluralities of the memory rows corresponding to the tiles into the test circuit configurations.
Abstract: The present invention provides for a method of testing an FPGA using NVM memory cells for programmable interconnects. The NVM memory cells are arranged as a memory array of rows and columns. User-configurable logic elements and interconnections, which are programmed by the stored states of the memory cells, are organized into identical and/or differing tiles. The tiles are organized into an array of rows and columns superimposed upon the memory array. The testing method includes: selecting test circuit configurations by which identical tiles are identically programmed as much as possible; and simultaneously programming and simultaneously erasing pluralities of the memory rows corresponding to the tiles into the test circuit configurations. Additionally, the test circuit configurations programmed into the FPGA are tested at a lower supply voltage than that of normal operation. Programming is performed at reduced programming and erasing pulse voltages and times by substantially ignoring retention and disturb effect margin amounts for the NVM memory cells. In this manner, the time for testing the FPGA is considerably reduced.
16 citations
Authors
Showing all 364 results
Name | H-index | Papers | Citations |
---|---|---|---|
Chenming Hu | 119 | 1296 | 57264 |
Abbas El Gamal | 59 | 221 | 20609 |
John L. McCollum | 34 | 132 | 4237 |
Sen-ching S. Cheung | 31 | 103 | 3925 |
Jonathan W. Greene | 26 | 69 | 3620 |
Abdul Rahim Forouhi | 22 | 44 | 2207 |
Ashvinkumar J. Sanghvi | 19 | 39 | 1069 |
Andrew Kennings | 17 | 59 | 823 |
Gregory Bakker | 17 | 35 | 1045 |
Frank Hawley | 16 | 52 | 865 |
Esmat Z. Hamdy | 16 | 32 | 1561 |
William C. Plants | 16 | 30 | 955 |
Fei Li | 15 | 20 | 1065 |
Yinming Sun | 15 | 24 | 663 |
Sinan Kaptanoglu | 15 | 31 | 767 |