Institution
Actel
About: Actel is a based out in . It is known for research contribution in the topics: Antifuse & Field-programmable gate array. The organization has 364 authors who have published 402 publications receiving 12674 citations.
Topics: Antifuse, Field-programmable gate array, Layer (electronics), Programmable logic array, Transistor
Papers published on a yearly basis
Papers
More filters
•
07 May 1993TL;DR: In this article, a method for programming an antifuse of a selected technology type comprises the steps of (1) applying a preselected number of programming pulses to the Antifuse at a voltage less than the maximum voltage at which antifuses of that selected technology are known to program, testing to see if the antifier has been programmed, (2) increasing the programming voltage by an increment, and (3) applying the preselected program pulses if the Antifier has not been programmed.
Abstract: A method for programming an antifuse of a selected technology type comprises the steps of (1) applying a preselected number of programming pulses to the antifuse at a voltage less than the maximum voltage at which antifuses of that selected technology type are known to program, (2) testing to see if the antifuse has been programmed, (3) increasing the programming voltage by a preselected increment and applying the preselected number of programming pulses to the antifuse if the antifuse has not been programmed, and (4) repeating steps (2) and (3) until the antifuse has been programmed. The antifuse may be identified as defective if it does not program after a selected number of attempts.
35 citations
••
03 Mar 2007
TL;DR: This paper will describe the rad hard AX-250 FPGA and the electrical and radiation test data on rad hard 150nm product hardware,FPGA device structures and anti-fuse arrays, as part of the overall FGPA product installation and qualification effort.
Abstract: High performance, high density, radiation hardened Field Programmable Gate Arrays (FPGAs) are in great demand for military and space applications to reduce design cost and cycle time. BAE Systems has implemented radiation hardened 150nm bulk CMOS process technology in its foundry located in Manassas, VA to support such advanced product needs. BAE Systems and Actel Corporation are collaborating to bring the next-generation radiation hardened FPGA product for space applications to market. This paper will describe the rad hard AX-250 FPGA and the electrical and radiation test data on rad hard 150nm product hardware, FPGA device structures and anti-fuse arrays, as part of the overall FPGA product installation and qualification effort.
35 citations
•
09 Apr 1991TL;DR: In this article, a composite interlayer of dielectric material and amorphous silicon interposed between two electrodes is proposed for an electrically programmable antifuse element.
Abstract: An electrically programmable antifuse element incorporates a composite interlayer of dielectric material and amorphous silicon interposed between two electrodes. The lower electrode may be formed from a refractory metal such as tungsten. Preferably, a thin layer of titanium is deposited over the tungsten layer and its surface is then oxidized to form a thin layer of titanium oxide which serves as the dielectric material of the composite dielectric/amorphous silicon interlayer. A layer of amorphous silicon is then deposited on top of the titanium oxide dielectric to complete the formation of the composite interlayer. A topmost layer of a refractory metal such as tungsten is then applied over the amorphous silicon to form the topmost electrode of the antifuse.
35 citations
•
31 Oct 2007
TL;DR: In this paper, an integrated circuit device includes a programmable logic block, a monitoring input, a condition sensing circuit coupled to the monitoring input and configured to generate a condition-sensed signal at an output in response to sensing a condition at the monitor input.
Abstract: An integrated circuit device includes a programmable logic block, a monitoring input, a condition-sensing circuit coupled to the monitoring input and configured to generate a condition-sensed signal at an output in response to sensing a condition at the monitoring input, a first digital input, a first digital output, and a gating circuit configured in the programmable logic block and coupled between the first digital input and the first digital output. The gating circuit has a gating input coupled to the condition-sensing circuit and generates an output. The output is related to an input state of the first digital input in the absence of the condition-sensed signal and assumes an override state in the presence of the condition-sensed signal.
35 citations
•
09 May 1996TL;DR: In this paper, an aperture having a staircase profile is constructed by enlarging the aperture in the masking layer until it has a second area and performing a vertical etching step on the interlayer dielectric layer to expose the upper surface of lower electrode.
Abstract: A method for fabricating the antifuse of the present invention comprises the steps of forming a lower antifuse electrode; forming a relatively thick interlayer dielectric layer over the surface of the lower antifuse electrode; forming a masking layer, preferably a photoresist, including an aperture therein having a first area over the interlayer dielectric layer; performing a first vertical etching step on the interlayer dielectric layer to a first selected depth; enlarging the aperture in the masking layer until it has a second area; performing a final vertical etching step on the interlayer dielectric layer to expose the upper surface of the lower electrode. Depending on the thickness of the interlayer dielectric, additional enlarging steps and vertical etching steps may be performed prior to the final vertical etching step which exposes the upper surface of the lower electrode. An aperture having a staircase profile is thereby formed, the aperture having a number of steps thus reducing and/or eliminating cusping and/or thinning at the corner and bottom of the antifuse cell opening allowing for the uniform deposit of dielectric and upper antifuse electrode materials.
35 citations
Authors
Showing all 364 results
Name | H-index | Papers | Citations |
---|---|---|---|
Chenming Hu | 119 | 1296 | 57264 |
Abbas El Gamal | 59 | 221 | 20609 |
John L. McCollum | 34 | 132 | 4237 |
Sen-ching S. Cheung | 31 | 103 | 3925 |
Jonathan W. Greene | 26 | 69 | 3620 |
Abdul Rahim Forouhi | 22 | 44 | 2207 |
Ashvinkumar J. Sanghvi | 19 | 39 | 1069 |
Andrew Kennings | 17 | 59 | 823 |
Gregory Bakker | 17 | 35 | 1045 |
Frank Hawley | 16 | 52 | 865 |
Esmat Z. Hamdy | 16 | 32 | 1561 |
William C. Plants | 16 | 30 | 955 |
Fei Li | 15 | 20 | 1065 |
Yinming Sun | 15 | 24 | 663 |
Sinan Kaptanoglu | 15 | 31 | 767 |