Institution
Actel
About: Actel is a based out in . It is known for research contribution in the topics: Antifuse & Field-programmable gate array. The organization has 364 authors who have published 402 publications receiving 12674 citations.
Topics: Antifuse, Field-programmable gate array, Layer (electronics), Programmable logic array, Transistor
Papers published on a yearly basis
Papers
More filters
•
11 Jul 1995TL;DR: In this paper, the authors describe the steps of forming a lower antifuse electrode, forming an insulating layer over the lower antifier and forming an antifused aperture in the insulating layers, forming a dielectric antifusor material including a first layer comprising silicon dioxide and a second layer including silicon nitride over the antifier, etching the silicon oxide layer to form a small layer of silicon nitrite in a region centered over the aperture, and optionally forming a third dielectrically antifussor material consisting of silicon dioxide.
Abstract: An antifuse fabrication process includes the steps of forming a lower antifuse electrode, forming an insulating layer over the lower antifuse electrode, forming an antifuse aperture in the insulating layer, forming a dielectric antifuse material including a first layer comprising silicon dioxide and a second layer comprising silicon nitride over the antifuse insulating layer, etching the silicon nitride layer to form a small layer of silicon nitride in a region centered over the antifuse aperture, optionally forming a third dielectric antifuse layer comprising silicon dioxide, and forming an upper antifuse electrode. Alternatively, the first, second, and third layers of dielectric antifuse material may be formed and then etched to form a small composite sandwich structure of silicon nitride and silicon dioxide over the first silicon dioxide layer in a region centered over the antifuse aperture prior to forming an upper antifuse electrode.
3 citations
•
27 Jun 2007TL;DR: In this article, a circuit for programming an antifuse coupled between a first node and a second node includes at least one transistor for supplying a programming potential V PP to the first node.
Abstract: A circuit for programming an antifuse coupled between a first node and a second node includes at least one transistor for supplying a programming potential V PP to the first node. A first transistor has a source coupled to a third node switchably coupleable between a potential of V PP /2 and ground potential, a drain, and a gate. A second transistor has a source coupled to the drain of the first transistor, a drain coupled to the second node, and a gate. Programming circuitry is coupled to the gate of the first transistor and the gate of the second transistor and configured to in a programming mode apply a potential of either zero volts or VPP/2 to the gate of the first transistor and to apply a potential of VPP/2 to the gate of the second transistor. The first and second transistors have a BVDss rating of not more than about V PP /2.
3 citations
•
30 Apr 1996TL;DR: In this article, the authors propose a scalable block architecture in which each block connector tab networks (410, 420, 430, 440, 450, 460, 470, 480) of a 2x2 block grouping (A, B, C) are arranged as a mirror image along the adjacent axis relative to each other.
Abstract: A programmable logic device which incorporates an innovative routing hierarchy consisting of the multiple levels of routing lines, connector tab networks and turn matrices, enables an innovative, space saving floor plan to be utilized in an integrated circuit implementation, and is particularly efficient when an SRAM is used as the configuration bit. This floor plan is a scalable block architecture in which each block connector tab networks (410, 420, 430, 440, 450, 460, 470, 480) of a 2x2 block grouping (A, B, C) is arranged as a mirror image along the adjacent axis relative to each other. Furthermore, the bidirectional input/output lines are provided as the input/output means for each block (300) are oriented only in two directions (instead of the typical north, south, east and west directions) such that the block connector tab networks for adjacent blocks face each other in orientation. This orientation and arrangement permits blocks (300) to share routing resources. In addition, this arrangement enables a 4x4 block grouping to be scalable.
3 citations
••
27 Sep 1993TL;DR: The adaptive circuit described automatically adjusts the output impedance of areference driver to that of a reference transmission line and generates a control voltage for adjusting the output impedances of the other drivers on the same chip to the same impedance.
Abstract: Fabrication process tolerances prevent the direct and precise matching of off-chip driver impedances to the impedances of driven transmission lines. The adaptive circuit described automatically adjusts the output impedance of a reference driver to that of a reference transmission line and generates a control voltage for adjusting the output impedances of the other drivers on the same chip to the same impedance. Simulation shows a ten-to-one reduction in the impedance mismatch. >
3 citations
••
06 May 2001TL;DR: Actel's embedded FPGA solution, VariCore/sup TM, is described, which combines fixed pinouts, predictable utilization, predictable and reasonable signal delays, scalability, die size control, and ease of layout.
Abstract: This paper describes a novel FPGA architecture and related design software for embedding FPGA logic into ASIC designs. The requirements for embedding FPGAs include: fixed pinouts, predictable utilization, predictable and reasonable signal delays, scalability, die size control, and ease of layout. This paper describes Actel's embedded FPGA solution, VariCore/sup TM/.
3 citations
Authors
Showing all 364 results
Name | H-index | Papers | Citations |
---|---|---|---|
Chenming Hu | 119 | 1296 | 57264 |
Abbas El Gamal | 59 | 221 | 20609 |
John L. McCollum | 34 | 132 | 4237 |
Sen-ching S. Cheung | 31 | 103 | 3925 |
Jonathan W. Greene | 26 | 69 | 3620 |
Abdul Rahim Forouhi | 22 | 44 | 2207 |
Ashvinkumar J. Sanghvi | 19 | 39 | 1069 |
Andrew Kennings | 17 | 59 | 823 |
Gregory Bakker | 17 | 35 | 1045 |
Frank Hawley | 16 | 52 | 865 |
Esmat Z. Hamdy | 16 | 32 | 1561 |
William C. Plants | 16 | 30 | 955 |
Fei Li | 15 | 20 | 1065 |
Yinming Sun | 15 | 24 | 663 |
Sinan Kaptanoglu | 15 | 31 | 767 |