Journal ArticleDOI
Power distribution system design methodology and capacitor selection for modern CMOS technology
Reads0
Chats0
TLDR
In this paper, the impedance versus frequency profiles of the power distribution system components including the voltage regulator module, bulk decoupling capacitors and high frequency ceramic capacitors are defined and reduced to simulation program with integrated circuit emphasis (SPICE) models.Abstract:
Power systems for modern complementary metal-oxide-semiconductor (CMOS) technology are becoming harder to design. One design methodology is to identify a target impedance to be met across a broad frequency range and specify components to meet that impedance. The impedance versus frequency profiles of the power distribution system components including the voltage regulator module, bulk decoupling capacitors and high frequency ceramic capacitors are defined and reduced to simulation program with integrated circuit emphasis (SPICE) models. A sufficient number of capacitors are placed in parallel to meet the target impedance. Ceramic capacitor equivalent series resistance (ESR) and ESL are extremely important parameters in determining how many capacitors are required. SPICE models are then analyzed in the time domain to find the response to load transients.read more
Citations
More filters
Proceedings ArticleDOI
A novel flexible on-die decoupling scheme using package interconnects
TL;DR: A novel on-die decoupled scheme which places decoupling caps in core area and connects to I/O area by package interconnects is presented and excellent SSN improvement is achieved by implementing this scheme.
Proceedings ArticleDOI
In-depth analysis of power noise coupling between core and periphery power rails
TL;DR: In this article, two major sources of power noise coupling are studied: inductive noise coupling and direct current draw through a common share point, and cost optimized board decoupling schemes are proposed.
Proceedings ArticleDOI
Effects of discrete bypass capacitors in Power/Ground planes with EBG structures
S.M.D. Farzan,Omar M. Ramahi +1 more
TL;DR: In this article, the authors analyzed the charge delivery in Power/ground planes patterned with EBG structure and found that the antiresonant peaks in the self impedance profile were shifted to lower frequencies in planes with the EBG structures causing high transient noise.
Software-assisted hardware reliability: enabling aggressive timing speculation using run-time feedback from hardware and software
TL;DR: It is demonstrated that a collaborative architecture between hardware and software enables aggressive operating voltage margins, and as a consequence improves processor performance and power efficiency, and is built on the principles of tolerance, avoidance and elimination.
Book ChapterDOI
Integrated Circuit Implementation
TL;DR: This chapter discusses the layout considerations that were taken into account and the techniques that were followed during the layout of the proposed fourth-order complex ΔΣ modulator.
References
More filters
Journal ArticleDOI
Modeling, simulation, and measurement of mid-frequency simultaneous switching noise in computer systems
Wiren D. Becker,James P. Eckhardt,R.W. Frech,George A. Katopis,Erich Klink,Michael F. McAllister,Timothy G. McNamara,Paul D. Muench,S.R. Richter,Howard H. Smith +9 more
TL;DR: In this article, the design of IBM's S/390 computer for control of mid-frequency noise is discussed, where the power distribution and decoupling capacitors must supply that current without disturbing the voltage level at the circuits.
Proceedings ArticleDOI
Decoupling capacitor calculations for CMOS circuits
TL;DR: Capacitor values and quantities are calculated using time and frequency domain techniques in this article, where the authors propose a method for decoupling capacitors to reduce EMC/EMI radiated noise.
Proceedings ArticleDOI
ESR and ESL of ceramic capacitor applied to decoupling applications
TL;DR: In this article, a new technique to extract ESR of decoupling capacitors is described, and a study that compares the ESL of different pad layout geometries is also presented.
Proceedings ArticleDOI
Packaging and power distribution design considerations for a Sun Microsystems desktop workstation
TL;DR: In this paper, the authors consider the resonance between chip capacitance and package inductance, and the key parameters for package power are the core power supply loop inductance and the inductances and resistance used to connect any decoupling capacitors on the package.
Proceedings ArticleDOI
Modeling and simulation of thin film decoupling capacitors
TL;DR: In this paper, thin film decoupling capacitors with a novel structure were modeled and their performance simulated and the influences of contact configurations and dielectric and metal layer thicknesses on the impedance behavior were studied.