scispace - formally typeset
Journal ArticleDOI

Power distribution system design methodology and capacitor selection for modern CMOS technology

Reads0
Chats0
TLDR
In this paper, the impedance versus frequency profiles of the power distribution system components including the voltage regulator module, bulk decoupling capacitors and high frequency ceramic capacitors are defined and reduced to simulation program with integrated circuit emphasis (SPICE) models.
Abstract
Power systems for modern complementary metal-oxide-semiconductor (CMOS) technology are becoming harder to design. One design methodology is to identify a target impedance to be met across a broad frequency range and specify components to meet that impedance. The impedance versus frequency profiles of the power distribution system components including the voltage regulator module, bulk decoupling capacitors and high frequency ceramic capacitors are defined and reduced to simulation program with integrated circuit emphasis (SPICE) models. A sufficient number of capacitors are placed in parallel to meet the target impedance. Ceramic capacitor equivalent series resistance (ESR) and ESL are extremely important parameters in determining how many capacitors are required. SPICE models are then analyzed in the time domain to find the response to load transients.

read more

Content maybe subject to copyright    Report

Citations
More filters
Proceedings ArticleDOI

Maximum effective distance of on-chip decoupling capacitors in power distribution grids

TL;DR: It is shown that for an on-chip decoupling capacitor to be effective, both effective radii criteria should be simultaneously satisfied.
Patent

Method for selecting and placing bypass capacitors on multi-layer printed circuit boards

TL;DR: In this article, a bypass capacitors for controlling the signal integrity of a signal routed between devices on a multi-layer printed circuit board by analysis of the routing of the signal and the signal characteristics is presented.
Journal ArticleDOI

Mid-frequency delta-I noise analysis of complex computer system boards with multiprocessor modules and verification by measurements

TL;DR: In this paper, the authors describe an efficient methodology for mid-frequency delta-I noise analysis of the power distribution network of a computer system, which allows fast and accurate power noise simulations on highly complex packaging structures.
Proceedings ArticleDOI

Power distribution network design and optimization based on frequency dependent target impedance

TL;DR: In this article, a frequency-dependent target impedance is proposed for optimal power distribution network (PDN) design considering IC's power current spectrum is proposed based on the proposed target impedance, GPU's VDD PDN is designed so that the hierarchical PDN impedance is maintained.
Journal ArticleDOI

Closed-Form Expressions for the Noise Voltage Caused by a Burst Train of IC Switching Currents on a Power Distribution Network

TL;DR: In this article, the voltage waveform induced by a burst train of integrated circuit (IC) switching currents is rigorously derived for a power distribution network (PDN) with power traces, commonly used in handheld devices.
References
More filters
Journal ArticleDOI

Modeling, simulation, and measurement of mid-frequency simultaneous switching noise in computer systems

TL;DR: In this article, the design of IBM's S/390 computer for control of mid-frequency noise is discussed, where the power distribution and decoupling capacitors must supply that current without disturbing the voltage level at the circuits.
Proceedings ArticleDOI

Decoupling capacitor calculations for CMOS circuits

L.D. Smith
TL;DR: Capacitor values and quantities are calculated using time and frequency domain techniques in this article, where the authors propose a method for decoupling capacitors to reduce EMC/EMI radiated noise.
Proceedings ArticleDOI

ESR and ESL of ceramic capacitor applied to decoupling applications

T. Roy, +2 more
TL;DR: In this article, a new technique to extract ESR of decoupling capacitors is described, and a study that compares the ESL of different pad layout geometries is also presented.
Proceedings ArticleDOI

Packaging and power distribution design considerations for a Sun Microsystems desktop workstation

L.D. Smith
TL;DR: In this paper, the authors consider the resonance between chip capacitance and package inductance, and the key parameters for package power are the core power supply loop inductance and the inductances and resistance used to connect any decoupling capacitors on the package.
Proceedings ArticleDOI

Modeling and simulation of thin film decoupling capacitors

TL;DR: In this paper, thin film decoupling capacitors with a novel structure were modeled and their performance simulated and the influences of contact configurations and dielectric and metal layer thicknesses on the impedance behavior were studied.
Related Papers (5)