Journal ArticleDOI
Power distribution system design methodology and capacitor selection for modern CMOS technology
Reads0
Chats0
TLDR
In this paper, the impedance versus frequency profiles of the power distribution system components including the voltage regulator module, bulk decoupling capacitors and high frequency ceramic capacitors are defined and reduced to simulation program with integrated circuit emphasis (SPICE) models.Abstract:
Power systems for modern complementary metal-oxide-semiconductor (CMOS) technology are becoming harder to design. One design methodology is to identify a target impedance to be met across a broad frequency range and specify components to meet that impedance. The impedance versus frequency profiles of the power distribution system components including the voltage regulator module, bulk decoupling capacitors and high frequency ceramic capacitors are defined and reduced to simulation program with integrated circuit emphasis (SPICE) models. A sufficient number of capacitors are placed in parallel to meet the target impedance. Ceramic capacitor equivalent series resistance (ESR) and ESL are extremely important parameters in determining how many capacitors are required. SPICE models are then analyzed in the time domain to find the response to load transients.read more
Citations
More filters
Proceedings ArticleDOI
A capacitor selector tool for on-board PDN designs in multigigabit applications
TL;DR: PDN Designer as mentioned in this paper is a capacitor selector software tool for a proper on-board Power Distribution Network (PDN) design in those high-speed applications which have strict requirements on voltage noise up to the first hundreds of megahertz.
Journal ArticleDOI
VLIW instruction scheduling for minimal power variation
Shu Xiao,Edmund M-K. Lai +1 more
TL;DR: Simulation results based on the TMS320C6711 VLIW digital signal processor showed that over 40% average reduction in power variation can be achieved without sacrificing execution speed of these benchmarks.
On-Chip Digital Decoupling Capacitance Methodology
TL;DR: This work introduces a novel methodology that attempts to quantify and locate decoupling capacitors within a power distribution network and shows that distributing capacitance closer to the switching elements is most effective at reducing supply noise.
Proceedings ArticleDOI
MATLab platform to calculate the transfer impedance of power and ground planes
Raul Fizesan,Dan Pitica +1 more
TL;DR: In this paper, the authors developed a MATLab platform for calculating the self impedance or the transfer impedance between two ports of a plane pair consisting of power/ground planes, using Green's function for rectangular plane pairs.
Journal ArticleDOI
Power Supply Design Parameters for Switching-Noise Control in Deep-Submicron Circuits Design Flows
TL;DR: In this paper, a methodology to evaluate and to prevent power supply noise generation in more and more increasing dimensions circuit blocks is proposed, where the power supply busses modeling is addressed to find out actual parameters to face early in the design phase noise phenomena related to power distribution.
References
More filters
Journal ArticleDOI
Modeling, simulation, and measurement of mid-frequency simultaneous switching noise in computer systems
Wiren D. Becker,James P. Eckhardt,R.W. Frech,George A. Katopis,Erich Klink,Michael F. McAllister,Timothy G. McNamara,Paul D. Muench,S.R. Richter,Howard H. Smith +9 more
TL;DR: In this article, the design of IBM's S/390 computer for control of mid-frequency noise is discussed, where the power distribution and decoupling capacitors must supply that current without disturbing the voltage level at the circuits.
Proceedings ArticleDOI
Decoupling capacitor calculations for CMOS circuits
TL;DR: Capacitor values and quantities are calculated using time and frequency domain techniques in this article, where the authors propose a method for decoupling capacitors to reduce EMC/EMI radiated noise.
Proceedings ArticleDOI
ESR and ESL of ceramic capacitor applied to decoupling applications
TL;DR: In this article, a new technique to extract ESR of decoupling capacitors is described, and a study that compares the ESL of different pad layout geometries is also presented.
Proceedings ArticleDOI
Packaging and power distribution design considerations for a Sun Microsystems desktop workstation
TL;DR: In this paper, the authors consider the resonance between chip capacitance and package inductance, and the key parameters for package power are the core power supply loop inductance and the inductances and resistance used to connect any decoupling capacitors on the package.
Proceedings ArticleDOI
Modeling and simulation of thin film decoupling capacitors
TL;DR: In this paper, thin film decoupling capacitors with a novel structure were modeled and their performance simulated and the influences of contact configurations and dielectric and metal layer thicknesses on the impedance behavior were studied.