scispace - formally typeset
Journal ArticleDOI

Design, Simulation, and Work Function Trade for DC and Analog/RF Performance Enhancement in Dual Material Hetero Dielectric Double Gate Tunnel FET

K. Kavi, +3 more
- 19 Feb 2022 - 
- Vol. 14, Iss: 15, pp 10101-10113
Reads0
Chats0
About
This article is published in Silicon.The article was published on 2022-02-19. It has received 6 citations till now. The article focuses on the topics: Gate dielectric & Work function.

read more

Content maybe subject to copyright    Report

Citations
More filters
Proceedings ArticleDOI

Design and analysis of a source pocket dual material hetero dielectric double gate TFET for improved performance

TL;DR: In this paper , a source pocket dual material hetero dielectric double gate (SPDMHDDG) TFET structure is proposed to improve tunneling current, where an InGaAs material is used as a pocket in the source region near channel region to enhance the tunneling currents.
Journal ArticleDOI

Analysis and Mitigation of Negative Differential Resistance effects in Double-Gate Silicon-on-Insulator Negative Capacitance Field Effect Transistor with improved analog performance

TL;DR: In this paper , the authors examined the root cause of NDR as being the FE layer with a small number of strongly coupled domains, which allows the drain to lower the surface potential (ΨSs) and internal gate voltage (Vint) on the source side.
Proceedings ArticleDOI

Design and analysis of a source pocket dual material hetero dielectric double gate TFET for improved performance

R. A. Mishra
TL;DR: In this paper , a source pocket dual material hetero dielectric double gate (SPDMHDDG) TFET structure is proposed to improve tunneling current, where an InGaAs material is used as a pocket in the source region near channel region to enhance the tunneling currents.
Proceedings ArticleDOI

Performace Improvement of TFET using Gate drain overlap structure with hetrojunction

TL;DR: In this paper , the performance of DMDG-TFET with Si source and with heterojunction formed by Ge source is compared and analyzes the performance parameters such as drain current(ID), subthreshold swing(SS), current switching ratio(ION/IOFF), am- bipolar current, capacitance, transconductance and intrinsic delay of the TFET device.
References
More filters
Journal ArticleDOI

Tunnel field-effect transistors as energy-efficient electronic switches

TL;DR: Tunnels based on ultrathin semiconducting films or nanowires could achieve a 100-fold power reduction over complementary metal–oxide–semiconductor transistors, so integrating tunnel FETs with CMOS technology could improve low-power integrated circuits.
Journal ArticleDOI

Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits

TL;DR: Channel engineering techniques including retrograde well and halo doping are explained as means to manage short-channel effects for continuous scaling of CMOS devices and different circuit techniques to reduce the leakage power consumption are explored.
Journal ArticleDOI

Nanowire transistors without junctions

TL;DR: A new type of transistor in which there are no junctions and no doping concentration gradients is proposed and demonstrated, which has near-ideal subthreshold slope, extremely low leakage currents, and less degradation of mobility with gate voltage and temperature than classical transistors.
Journal ArticleDOI

Complementary tunneling transistor for low power application

TL;DR: In this paper, the complementary Si-based tunneling transistors are investigated in detail, and it is found that the band-to-band tunneling current is controlled by the gate-tosource voltage.
Journal ArticleDOI

Hetero-Gate-Dielectric Tunneling Field-Effect Transistors

TL;DR: In this article, the authors proposed a hetero-gate-dielectric TFET, which enhances on-current, suppresses ambipolar behavior, and makes abrupt on-off transition by replacing the source-side gate insulator with a high-k material, which induces a local minimum of the conduction band edge at the tunneling junction.
Related Papers (5)