Proceedings ArticleDOI
A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops
Yiqun Wang,Yongpan Liu,Shuangchen Li,Daming Zhang,Bo Zhao,Mei-Fang Chiang,Yanxin Yan,Baiko Sai,Huazhong Yang +8 more
- pp 149-152
Reads0
Chats0
TLDR
A fabricated nonvolatile processor based on ferroelectric flip-flops can operate continuously even under power failures occurring at 20 KHz and will provide a new level of support to chip-level fine-grained power management and energy harvesting applications.Abstract:
Nonvolatile processors offer a number of desirable properties including instant on/off, zero standby power and resilience to power failures. This paper presents a fabricated nonvolatile processor based on ferroelectric flip-flops. These flipflops are used in a distributed fashion and are able to maintain system states without any power supply indefinitely. An efficient controller is employed to achieve parallel reads and writes to the flip-flops. A reconfigurable voltage detection system is designed for automatic system backup during power failures. Measurement results show that this nonvolatile processor can operate continuously even under power failures occurring at 20 KHz. It can backup system states within 7μs and restore them within 3 μs. Such capabilities will provide a new level of support to chip-level fine-grained power management and energy harvesting applications.read more
Citations
More filters
Journal ArticleDOI
A Task Failure Rate Aware Dual-Channel Solar Power System for Nonvolatile Sensor Nodes
TL;DR: This study demonstrates a 27% task failure rate reduction compared with conventional architectures with identical design costs and the proposed online QoS tuning algorithm brings up to 30% improvement in energy efficiency with nearly zero failure rate penalty.
Dissertation
Hardware/software codesign for performance and lifetime enhancement in NAND-flash-based embedded storage systems
TL;DR: A novel wear-leveling scheme called DHeating (Dispersed Heating) is proposed, rather than evenly distributing writes and erases over a time period, write and erase operations are scheduled on a small number of flash memory cells at a time, so that these cells can be worn out and healed much earlier than other cells.
Patent
Nonvolatile logic memory for computing module reconfiguration
TL;DR: In this article, a non-volatile sub-system for a computing device and associated peripherals (profiles) is described, and triggers for reconfiguration of the respective device or peripherals are provided to an NVL array controller.
Proceedings ArticleDOI
File system-independent block device support for storage class memory
TL;DR: This shift engenders a new “DRAM-SCM” storage architecture and potentially allows near-DRAM secondary storage access speed, which is several orders of magnitude faster than magnetic disk or flash memory.
Proceedings ArticleDOI
Compiler-Directed High-Performance Intermittent Computation with Power Failure Immunity
TL;DR: In this article , a compiler-directed enforcement of power failure immunity (PFI) for energy harvesting systems is presented. But the compiler does not enforce PFI automatically for such batteryless systems that use a tiny energy buffer instead, and the compiler leverages a precise static analysis to partition the program into recoverable regions with the energy buffer size.
References
More filters
Proceedings ArticleDOI
A compression-based area-efficient recovery architecture for nonvolatile processors
Yiqun Wang,Yongpan Liu,Yumeng Liu,Daming Zhang,Shuangchen Li,Baiko Sai,Mei-Fang Chiang,Huazhong Yang +7 more
TL;DR: A compare and compress recovery architecture, consisting of a parallel run-length codec (PRLC) and a state table logic, to reduce the area of nonvolatile registers and a heuristic vector selecting algorithm, which can provide over 42% better register number reduction than other vector selecting approaches.
Proceedings ArticleDOI
A non-volatile microcontroller with integrated floating-gate transistors
TL;DR: Experiments indicate that the proposed architecture has minimal impact on normal operation while enabling all processor state to be preserved across an unexpected power interruption, and careful system-level optimizations to hide expensive non-volatile operations are evaluated.
Proceedings ArticleDOI
A compare-and-write ferroelectric nonvolatile flip-flop for energy-harvesting applications
TL;DR: A novel compare-and-write ferroelectric nonvolatile flip-flop is developed, which can be used in the checkpoint processor for energy-harvesting applications and can make the processornonvolatile, secure and instant recoverable from power failures.