Proceedings ArticleDOI
A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops
Yiqun Wang,Yongpan Liu,Shuangchen Li,Daming Zhang,Bo Zhao,Mei-Fang Chiang,Yanxin Yan,Baiko Sai,Huazhong Yang +8 more
- pp 149-152
Reads0
Chats0
TLDR
A fabricated nonvolatile processor based on ferroelectric flip-flops can operate continuously even under power failures occurring at 20 KHz and will provide a new level of support to chip-level fine-grained power management and energy harvesting applications.Abstract:
Nonvolatile processors offer a number of desirable properties including instant on/off, zero standby power and resilience to power failures. This paper presents a fabricated nonvolatile processor based on ferroelectric flip-flops. These flipflops are used in a distributed fashion and are able to maintain system states without any power supply indefinitely. An efficient controller is employed to achieve parallel reads and writes to the flip-flops. A reconfigurable voltage detection system is designed for automatic system backup during power failures. Measurement results show that this nonvolatile processor can operate continuously even under power failures occurring at 20 KHz. It can backup system states within 7μs and restore them within 3 μs. Such capabilities will provide a new level of support to chip-level fine-grained power management and energy harvesting applications.read more
Citations
More filters
Journal ArticleDOI
QuickRecall: A HW/SW Approach for Computing across Power Cycles in Transiently Powered Computers
TL;DR: Experimental results show that highly-efficient checkpointing translate to significant speedup in program execution time and reduction in application-level energy consumption.
Proceedings ArticleDOI
Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor
TL;DR: This paper presents a consistency aware checkpointing scheme that ensures correctness for all checkpoints and efficiently identifies all possible inconsistency positions in programs and inserts auxiliary code to ensure correctness.
Journal ArticleDOI
Failure Analysis in Magnetic Tunnel Junction Nanopillar with Interfacial Perpendicular Magnetic Anisotropy.
Weisheng Zhao,Xiaoxuan Zhao,Boyu Zhang,Kaihua Cao,Lezhi Wang,Wang Kang,Qian Shi,Mengxing Wang,Yu Zhang,You Wang,Shouzhong Peng,Jacques-Olivier Klein,Lirida Alves de Barros Naviner,Dafiné Ravelosona +13 more
TL;DR: This paper gives a full analysis of failure mechanisms for PMA-MTJ and presents some eventual solutions from device fabrication to system level integration to optimize the failure issues.
Journal ArticleDOI
Nonvolatile Processor Architecture Exploration for Energy-Harvesting Applications
Kaisheng Ma,Xueqing Li,Shuangchen Li,Yongpan Liu,Jack Sampson,Yuan Xie,Vijaykrishnan Narayanan +6 more
TL;DR: Insight is provided into the design of nonvolatile processors (NVPs) for batteryless applications in the Internet of Things, in which ambient energy-harvesting techniques provide the power.
Journal ArticleDOI
An FRAM-Based Nonvolatile Logic MCU SoC Exhibiting 100% Digital State Retention at ${\rm VDD}=$ 0 V Achieving Zero Leakage With ${ 400-ns Wakeup Time for ULP Applications
Sudhanshu Khanna,Steven Bartling,Michael Patrick Clinton,Scott R. Summerfelt,John A. Rodriguez,Hugh P. McAdams +5 more
TL;DR: This paper presents a nonvolatile logic (NVL)-based 32-b microcontroller system-on-chip (SoC) that backs up its working state upon receiving a power interrupt, has zero leakage in sleep mode, and needs less than 400 ns to restore the system state upon power-up.
References
More filters
Proceedings ArticleDOI
A compression-based area-efficient recovery architecture for nonvolatile processors
Yiqun Wang,Yongpan Liu,Yumeng Liu,Daming Zhang,Shuangchen Li,Baiko Sai,Mei-Fang Chiang,Huazhong Yang +7 more
TL;DR: A compare and compress recovery architecture, consisting of a parallel run-length codec (PRLC) and a state table logic, to reduce the area of nonvolatile registers and a heuristic vector selecting algorithm, which can provide over 42% better register number reduction than other vector selecting approaches.
Proceedings ArticleDOI
A non-volatile microcontroller with integrated floating-gate transistors
TL;DR: Experiments indicate that the proposed architecture has minimal impact on normal operation while enabling all processor state to be preserved across an unexpected power interruption, and careful system-level optimizations to hide expensive non-volatile operations are evaluated.
Proceedings ArticleDOI
A compare-and-write ferroelectric nonvolatile flip-flop for energy-harvesting applications
TL;DR: A novel compare-and-write ferroelectric nonvolatile flip-flop is developed, which can be used in the checkpoint processor for energy-harvesting applications and can make the processornonvolatile, secure and instant recoverable from power failures.