scispace - formally typeset
G

Giorgio Fallica

Researcher at STMicroelectronics

Publications -  108
Citations -  2239

Giorgio Fallica is an academic researcher from STMicroelectronics. The author has contributed to research in topics: Silicon photomultiplier & Avalanche photodiode. The author has an hindex of 23, co-authored 106 publications receiving 2029 citations.

Papers
More filters
Journal ArticleDOI

Radiation hard silicon detectors—developments by the RD48 (ROSE) collaboration

G. Lindström, +139 more
TL;DR: In this paper, a defect engineering technique was employed resulting in the development of Oxygen enriched FZ silicon (DOFZ), ensuring the necessary O-enrichment of about 2×1017 O/cm3 in the normal detector processing.
Journal ArticleDOI

Developments for radiation hard silicon detectors by defect engineering—results by the CERN RD48 (ROSE) Collaboration

G. Lindström, +140 more
TL;DR: In this paper, the authors summarized the final results obtained by the RD48 collaboration, focusing on the more practical aspects directly relevant for LHC applications, including the changes of the effective doping concentration (depletion voltage) and the dependence of radiation effects on fluence, temperature and operational time.
Journal ArticleDOI

Silicon planar technology for single-photon optical detectors

TL;DR: In this paper, the design and fabrication of a single photon avalanche detector (SPAD) in planar technology is discussed, and experimental test procedures are described for dark counting rate, afterpulsing probability, photon timing resolution, and quantum detection efficiency.
Journal ArticleDOI

Silicon Photomultiplier Technology at STMicroelectronics

TL;DR: In this paper, the authors present the results of the first electrical and optical characterization performed on 1 mm2 total area Silicon Photomultipliers (SiPM) fabricated in standard silicon planar technology at the STMicroelectronics Catania R&D clean room facility.
Journal ArticleDOI

Lifetime control in silicon devices by voids induced by He ion implantation

TL;DR: In this article, a method to control carrier lifetime in silicon locally and efficiently is presented, based on transmission electron microscopy (TEM) measurements, which reveals the presence of two well defined trap levels, independent of void characteristics, at Ev+0.53 for holes and Ec−0.55 for electrons.