Journal ArticleDOI
Device scaling limits of Si MOSFETs and their application dependencies
David J. Frank,R.H. Dennard,E. J. Nowak,Paul M. Solomon,Yuan Taur,Hon-Sum Philip Wong +5 more
- Vol. 89, Iss: 3, pp 259-288
Reads0
Chats0
TLDR
The end result is that there is no single end point for scaling, but that instead there are many end points, each optimally adapted to its particular applications.Abstract:
This paper presents the current state of understanding of the factors that limit the continued scaling of Si complementary metal-oxide-semiconductor (CMOS) technology and provides an analysis of the ways in which application-related considerations enter into the determination of these limits. The physical origins of these limits are primarily in the tunneling currents, which leak through the various barriers in a MOS field-effect transistor (MOSFET) when it becomes very small, and in the thermally generated subthreshold currents. The dependence of these leakages on MOSFET geometry and structure is discussed along with design criteria for minimizing short-channel effects and other issues related to scaling. Scaling limits due to these leakage currents arise from application constraints related to power consumption and circuit functionality. We describe how these constraints work out for some of the most important application classes: dynamic random access memory (DRAM), static random access memory (SRAM), low-power portable devices, and moderate and high-performance CMOS logic. As a summary, we provide a table of our estimates of the scaling limits for various applications and device types. The end result is that there is no single end point for scaling, but that instead there are many end points, each optimally adapted to its particular applications.read more
Citations
More filters
Journal ArticleDOI
Transmission gate-based 9T SRAM cell for variation resilient low power and reliable internet of things applications
TL;DR: A transmission gate-based 9T SRAM is proposed, which achieves these requirements at the cost of slightly higher read and write access time, and utilising a 16-nm complementary metal oxide semiconductor model.
Journal ArticleDOI
Recent Advances in Two-Dimensional Heterostructures: From Band Alignment Engineering to Advanced Optoelectronic Applications
Journal ArticleDOI
An Electronics Division Retrospective (1952-2002) and Future Opportunities in the Twenty-First Century
TL;DR: In this article, the authors reviewed the major silicon material challenges such as dislocation-free single-crystal growth, plastic deformation, the point-defect dilemma, gettering, oxygen in silicon, carrier lifetime, and controlled pointdefects in the silicon crystal during the evolution of silicon microelectronics from large scale integration through the very large-scale integration era in the 1970s and the 1980s into the ultralarge scale integration era of the 1990s.
Journal ArticleDOI
Impact of thin high-k dielectrics and gate metals on RF characteristics of 3D double gate junctionless transistor
TL;DR: In this article, the performance of 3D double gate junctionless transistor (JLT) with 20-nm gate length is investigated considering thin high-k dielectrics and gate metals.
Journal ArticleDOI
Spice Modeling of Silicon Nanowire Field-Effect Transistors for High-Speed Analog Integrated Circuits
TL;DR: In this paper, the authors present the fully depleted BSIMSOI modeling of low power NMOS and PMOS SGFETs with 10 nm channel length and 2 nm channel radius, extraction of distributed device parasitics, and measuring the capabilities of these transistors for high-speed analog and RF applications.
References
More filters
Book
Introduction to solid state physics
TL;DR: In this paper, the Hartree-Fock Approximation of many-body techniques and the Electron Gas Polarons and Electron-phonon Interaction are discussed.
Journal ArticleDOI
Introduction to Solid State Physics
TL;DR: Kind's new edition is to be welcomed as mentioned in this paper, with a revised format and attractive illustrations, and with the inclusion of much new material this book has become one of the best sources for undergraduate teaching, likely to give the student a wish to dig deeper into the solid state.
Journal ArticleDOI
High-performance heat sinking for VLSI
TL;DR: In this paper, a water-cooled integral heat sink for silicon integrated circuits has been designed and tested at a power density of 790 W/cm2, with a maximum substrate temperature rise of 71°C above the input water temperature.
Journal ArticleDOI
Design of ion-implanted MOSFET's with very small physical dimensions
TL;DR: This paper considers the design, fabrication, and characterization of very small Mosfet switching devices suitable for digital integrated circuits, using dimensions of the order of 1 /spl mu/.