Journal ArticleDOI
Device scaling limits of Si MOSFETs and their application dependencies
David J. Frank,R.H. Dennard,E. J. Nowak,Paul M. Solomon,Yuan Taur,Hon-Sum Philip Wong +5 more
- Vol. 89, Iss: 3, pp 259-288
Reads0
Chats0
TLDR
The end result is that there is no single end point for scaling, but that instead there are many end points, each optimally adapted to its particular applications.Abstract:
This paper presents the current state of understanding of the factors that limit the continued scaling of Si complementary metal-oxide-semiconductor (CMOS) technology and provides an analysis of the ways in which application-related considerations enter into the determination of these limits. The physical origins of these limits are primarily in the tunneling currents, which leak through the various barriers in a MOS field-effect transistor (MOSFET) when it becomes very small, and in the thermally generated subthreshold currents. The dependence of these leakages on MOSFET geometry and structure is discussed along with design criteria for minimizing short-channel effects and other issues related to scaling. Scaling limits due to these leakage currents arise from application constraints related to power consumption and circuit functionality. We describe how these constraints work out for some of the most important application classes: dynamic random access memory (DRAM), static random access memory (SRAM), low-power portable devices, and moderate and high-performance CMOS logic. As a summary, we provide a table of our estimates of the scaling limits for various applications and device types. The end result is that there is no single end point for scaling, but that instead there are many end points, each optimally adapted to its particular applications.read more
Citations
More filters
Dissertation
Nanoscale characterisation of dielectrics for advanced materials and electronic devices
TL;DR: In this article, the authors present a list of figures, tables, symbols, and abbreviations for each of the following categories: Table, Figure, Table, Table Table, Symbols, and Abbreviations.
Proceedings ArticleDOI
In-Memory Execution of Compute Kernels Using Flow-Based Memristive Crossbar Computing
TL;DR: The approach of executing compute kernels written in a subset of the C programming language using flow-based computing on nanoscale memristor crossbars and the potential of this approach is demonstrated by designing and testing a compute kernel for edge detection in images.
DissertationDOI
A mathematical framework for the analysis and modelling of memristor nanodevices
TL;DR: The reciprocity principle, a property form classical circuit theory, is shown to hold for ideal memristors under specific conditions.
Journal ArticleDOI
High performance 20 nm GaSb/InAs junctionless tunnel field effect transistor for low power supply
TL;DR: In this article, a GaSb/InAs junctionless tunnel FET is presented, which can be exploited as a digital switching device for sub-20 nm technology, at a low supply voltage of 0.4 V.
Journal ArticleDOI
Introduction of a metal strip in oxide region of junctionless tunnel field-effect transistor to improve DC and RF performance
TL;DR: In this paper, a novel method for realizing a sharp tunneling junction in a charge plasma-based junctionless tunnel field effect transistor by embedding a metal strip in the oxide region near to the source-channel connection is presented.
References
More filters
Book
Introduction to solid state physics
TL;DR: In this paper, the Hartree-Fock Approximation of many-body techniques and the Electron Gas Polarons and Electron-phonon Interaction are discussed.
Journal ArticleDOI
Introduction to Solid State Physics
TL;DR: Kind's new edition is to be welcomed as mentioned in this paper, with a revised format and attractive illustrations, and with the inclusion of much new material this book has become one of the best sources for undergraduate teaching, likely to give the student a wish to dig deeper into the solid state.
Journal ArticleDOI
High-performance heat sinking for VLSI
TL;DR: In this paper, a water-cooled integral heat sink for silicon integrated circuits has been designed and tested at a power density of 790 W/cm2, with a maximum substrate temperature rise of 71°C above the input water temperature.
Journal ArticleDOI
Design of ion-implanted MOSFET's with very small physical dimensions
TL;DR: This paper considers the design, fabrication, and characterization of very small Mosfet switching devices suitable for digital integrated circuits, using dimensions of the order of 1 /spl mu/.