scispace - formally typeset
Search or ask a question
Institution

Teradyne

CompanyBoston, Massachusetts, United States
About: Teradyne is a company organization based out in Boston, Massachusetts, United States. It is known for research contribution in the topics: Signal & Automatic test equipment. The organization has 828 authors who have published 999 publications receiving 15695 citations.


Papers
More filters
Patent
Kuok Ling1
04 Mar 2003
TL;DR: In this article, a differential D flip-flop with a master and a slave cell is described, where the master cell consists of a first data set circuit and a data store circuit, and the slave cell includes a second current source for generating a second bias current.
Abstract: A differential D flip-flop is disclosed including respective master and slave cells. The master cell comprises a first data set circuit and a first data store circuit. The first data store circuit couples to the output of the first data set circuit. The cell further includes a differential clock circuit and a first current source for generating a fixed bias current in the master cell. The clock circuit having complementary clock inputs to alternatingly set and store data in the data set and data store circuits. The slave cell includes a second differential input coupled to the first differential output of the master cell. The slave cell further includes a second current source for generating a second bias current, the second current source having programmable inputs for varying the slave cell bias current, thereby controlling the delay of the flip-flop.

4 citations

Patent
Brian J. Bosy1, Craig A. Dipalo1, Seth E. Mann1, David W. Lewinnek1, Michael A. Chiu1 
30 Dec 2005
TL;DR: In this article, an apparatus and method for the automatic operation of a manipulator to move a test head or peripheral into position for proper alignment and docking of the test head with the peripheral.
Abstract: An apparatus and method are provided for the automatic operation of a manipulator to move a test head or peripheral into position for proper alignment and docking of the test head with the peripheral. Examples of peripherals include a handler and a prober. Sensors are provided to obtain relative positional information of the test head in the relation to the peripheral, allowing a controller to issue instructions to the manipulator to correct differences in each of the six degrees of freedom between the mating surfaces of the test head and the manipulator.

4 citations

Patent
Cosmin Iorga1
19 Dec 2005
TL;DR: In this article, an up-pulse generator was proposed to detect a phase-shifted signal at high frequencies in data and clock recovery circuitry, where the output pulses had a duration exceeding the duration of input pulses.
Abstract: An embodiment of the present invention provides a system for detecting a phase-shifted signal at high frequencies in data and clock recovery circuitry. An up-pulse generator, in one embodiment, provides output pulses having a duration exceeding the duration of input pulses upon detection of a phase-shifted signal leading the reference signal. A down-pulse generator provides output pulses having a duration exceeding the duration of input pulses upon detection of a phase-shifted signal lagging the reference signal.

4 citations

Patent
04 Aug 2016
TL;DR: In this article, a test system includes a transporter having test sockets, where each test sockets is configured to receive a device to be tested by the test system, and each test socket includes an element that is controllable to change a temperature of a device in the test socket through thermal conduction.
Abstract: A test system includes a transporter having test sockets, where each test socket is configured to receive a device to be tested by the test system, and each test socket includes an element that is controllable to change a temperature of a device in the test socket through thermal conduction. The test system includes a test rack comprising slots. The transporter is configured for movement into, and out of, a slot of the test rack to test devices in the test sockets.

4 citations

Patent
16 Dec 2005
TL;DR: In this paper, an integrated circuit (IC) for use in testing a device is described, which includes a pin electronics (PE) driver having an output and a pin, and a buffer connected to the output of the PE driver and the pin.
Abstract: In one aspect, the invention is an integrated circuit (IC) for use in testing a device. The IC includes a pin electronics (PE) driver having an output and a pin. The IC also includes a buffer connected to the output of the PE driver and the pin. The first voltage measured at the pin is greater than a second voltage measured at the output. The IC may include a first amplifier having an input connected to a voltage source. The IC may also include a second amplifier having an input connected to the output of the PE driver.

4 citations


Authors

Showing all 830 results

NameH-indexPapersCitations
John H. Lienhard6841918058
Todd Austin5516720607
Alexander H. Slocum444499393
Scott C. Noble30983495
D. R. LaFosse261392555
Tongdan Jin261132326
Thomas S. Cohen24372490
Mark W. Gailus21541851
R. Ryan Vallance20871081
Richard F. Roth18371104
Sepehr Kiani1528672
Frank W. Ciarallo14441066
Brian S. Merrow1434621
Philip T. Stokoe13261238
Ernest P. Walker1222252
Network Information
Related Institutions (5)
Infineon Technologies
33.9K papers, 230K citations

73% related

Texas Instruments
39.2K papers, 751.8K citations

72% related

Intel
68.8K papers, 1.6M citations

71% related

TSMC
22.1K papers, 256K citations

71% related

Nortel
9.3K papers, 265.2K citations

71% related

Performance
Metrics
No. of papers from the Institution in previous years
YearPapers
20223
20218
202020
201914
201811
201715