scispace - formally typeset
Search or ask a question
Institution

Teradyne

CompanyBoston, Massachusetts, United States
About: Teradyne is a company organization based out in Boston, Massachusetts, United States. It is known for research contribution in the topics: Signal & Automatic test equipment. The organization has 828 authors who have published 999 publications receiving 15695 citations.


Papers
More filters
Patent
Brian S. Merrow1
15 Mar 2013
TL;DR: In this article, an example system may include racks that house slots, in which devices may be stored for testing, and cold air from a cold atrium is drawn over the slots and expelled into a warm atrium.
Abstract: An example system may include racks that house slots, in which devices may be stored for testing. Cold air from a cold atrium is drawn over the slots and expelled into a warm atrium. The resulting warm air is cooled and then recycled back through the slots to control slot temperature.

1 citations

Patent
Marc Spehlmann1
25 Nov 2015
TL;DR: An example process for determining electrical path lengths includes: injecting current into a transmission line having a known capacitance per unit of length, determining a rate of change in voltage on the transmission line in response to the current, and determining an electrical path length of the transmission link based on the determined capacitance of the transmitted line and the known capacity of the line as mentioned in this paper.
Abstract: An example process for determining electrical path lengths includes: injecting current into a transmission line having a known capacitance per unit of length; determining a rate of change in voltage on the transmission line in response to the current; determining a capacitance of the transmission line based on the change in voltage; and determining an electrical path length of the transmission line based on the determined capacitance of the transmission line and the known capacitance per unit of length

1 citations

Proceedings ArticleDOI
01 Nov 2010
TL;DR: This paper discusses the planning process and algorithms required to realize an efficient and achievable concurrent test plan for multiple device functions in parallel.
Abstract: Testing multiple device functions in parallel can yield significant test time and cost of test reductions. This paper discusses the planning process and algorithms required to realize an efficient and achievable concurrent test plan.

1 citations

Patent
George Friedman1
24 Aug 2000
TL;DR: In this paper, the authors present a system for testing middleware of applications in the N-tiered model, which contains test code generators, test engines to execute multiple copies of the test code and a data analyzer to analyze and present the results to a human user.
Abstract: A system for testing middleware of applications in the N-tiered model. The test system contains test code generators, test engines to execute multiple copies of the test code and a data analyzer to analyze and present the results to a human user. The system is able to automatically generate test code to exercise components of the middleware using information about these components that would otherwise be available to the application under test. Multiple copies of the test code are executed in a synchronized fashion. Execution times of multiple events are recorded and then presented in one of several formats. With the system, an application developer can identify components that represent performance bottlenecks or can gather information on deployment properties of individual components that can be used to enhance the performance of the application under test.

1 citations

Proceedings ArticleDOI
George W. Conner1
01 Oct 2007
TL;DR: A Protocol Aware (PA) test system would greatly assist the test engineer in multiple highly leveraged activities but is such a system in fact possible to build?
Abstract: A Protocol Aware (PA) test system would greatly assist the test engineer in multiple highly leveraged activities but is such a system in fact possible to build? One must construct the system so that pins can be grouped by membership in the various protocols on the DUT. Once grouped, local processing must be flexible enough to understand each protocol and respond properly to commands with reasonable latency. Since the supply of new protocols is unlimited, it must be possible to add new protocols at any time. And then, when all this is complete, it must be possible to synchronize operation of the various protocols so that a complete test of the DUT results.

1 citations


Authors

Showing all 830 results

NameH-indexPapersCitations
John H. Lienhard6841918058
Todd Austin5516720607
Alexander H. Slocum444499393
Scott C. Noble30983495
D. R. LaFosse261392555
Tongdan Jin261132326
Thomas S. Cohen24372490
Mark W. Gailus21541851
R. Ryan Vallance20871081
Richard F. Roth18371104
Sepehr Kiani1528672
Frank W. Ciarallo14441066
Brian S. Merrow1434621
Philip T. Stokoe13261238
Ernest P. Walker1222252
Network Information
Related Institutions (5)
Infineon Technologies
33.9K papers, 230K citations

73% related

Texas Instruments
39.2K papers, 751.8K citations

72% related

Intel
68.8K papers, 1.6M citations

71% related

TSMC
22.1K papers, 256K citations

71% related

Nortel
9.3K papers, 265.2K citations

71% related

Performance
Metrics
No. of papers from the Institution in previous years
YearPapers
20223
20218
202020
201914
201811
201715