scispace - formally typeset
Search or ask a question
Institution

Teradyne

CompanyBoston, Massachusetts, United States
About: Teradyne is a company organization based out in Boston, Massachusetts, United States. It is known for research contribution in the topics: Signal & Automatic test equipment. The organization has 828 authors who have published 999 publications receiving 15695 citations.


Papers
More filters
Patent
30 Dec 2020
TL;DR: In this article, a test system includes a tray to hold devices, where the devices include devices to be tested or devices that have been tested; a motor that is controllable to cause vibrations; and a component that couples the motor to the tray to cause the tray vibrate in response to the vibrations of the motor.
Abstract: An example test system includes a tray to hold devices, where the devices include devices to be tested or devices that have been tested; a motor that is controllable to cause vibrations; and a component that couples the motor to the tray to cause the tray to vibrate in response to the vibrations of the motor.
Proceedings ArticleDOI
Teresa Lopes1
01 Sep 2006
TL;DR: The software architecture for a complex digital test instrument is described that allows the driver and associated tools to be located with the test executive even though the instrument is resident remotely and controlled by another computer.
Abstract: There is a growing interest among system architects to employ multiple computers. Typically, one central computer runs the test executive and user interface, and other computers control the multiple instrument chassis. This architecture produces complexity regarding the location of the instrument driver and associated development and debugging tools. This paper describes the software architecture for a complex digital test instrument that allows the driver and associated tools to be located with the test executive even though the instrument is resident remotely and controlled by another computer.
Proceedings ArticleDOI
N. Kirschner1
12 Apr 1989
TL;DR: The use of simulation data obtained during user development of an application-specific IC (ASIC) to generate a test program is discussed and it is shown that the quality of the test program generated depends on the accuracy of the simulation and the thoroughness of the applied stimuli.
Abstract: The use of simulation data obtained during user development of an application-specific IC (ASIC) to generate a test program is discussed. It is shown that the quality of the test program generated in this way depends on the accuracy of the simulation and the thoroughness of the applied stimuli. The simulation needs to take account of both the tester and the device specifications. The tester imposes certain restraints such as minimum pulse width and restrictions on the relative placing of edges. If the simulator is not truly dynamic, there can be problems with the resulting test program in two key areas. The setup and hold times of the inputs may not be correctly verified, and position of the output may be wrongly predicted. A tester-per-pin architecture has several advantages over a shared-resource tester. These advantages mean saving or shortening of certain steps in the conversion process, easy characterization, and faster response for changes. >
Journal ArticleDOI
D.T. Hamling1
TL;DR: This article presents an elegant methodology for analyzing different models for ATE operation that ultimately provides a single figure of merit for evaluation and comparison.
Abstract: Designing new automatic test equipment (ATE) frameworks in alignment with the advances in semiconductor technology remains one of the most difficult challenges in the test community. This article presents an elegant methodology for analyzing different models for ATE operation. The methodology ultimately provides a single figure of merit for evaluation and comparison.

Authors

Showing all 830 results

NameH-indexPapersCitations
John H. Lienhard6841918058
Todd Austin5516720607
Alexander H. Slocum444499393
Scott C. Noble30983495
D. R. LaFosse261392555
Tongdan Jin261132326
Thomas S. Cohen24372490
Mark W. Gailus21541851
R. Ryan Vallance20871081
Richard F. Roth18371104
Sepehr Kiani1528672
Frank W. Ciarallo14441066
Brian S. Merrow1434621
Philip T. Stokoe13261238
Ernest P. Walker1222252
Network Information
Related Institutions (5)
Infineon Technologies
33.9K papers, 230K citations

73% related

Texas Instruments
39.2K papers, 751.8K citations

72% related

Intel
68.8K papers, 1.6M citations

71% related

TSMC
22.1K papers, 256K citations

71% related

Nortel
9.3K papers, 265.2K citations

71% related

Performance
Metrics
No. of papers from the Institution in previous years
YearPapers
20223
20218
202020
201914
201811
201715