scispace - formally typeset
Search or ask a question
Institution

Teradyne

CompanyBoston, Massachusetts, United States
About: Teradyne is a company organization based out in Boston, Massachusetts, United States. It is known for research contribution in the topics: Signal & Automatic test equipment. The organization has 828 authors who have published 999 publications receiving 15695 citations.


Papers
More filters
Journal ArticleDOI
Randall Kramer1
TL;DR: Testing ISDN devices, which mix analog voice information and digital data, puts special demands on the test system, and particularly challenging are network interface and device feature tests, which are described in detail.
Abstract: Testing ISDN devices, which mix analog voice information and digital data, puts special demands on the test system. The ISDN has multiple interfaces with devices that perform a variety of functions. What was usually performed by many individual ICs is now performed by a single ISDN device. Particularly challenging are network interface and device feature tests because the test system must generate and detect the specialized frame structures in the network communication links-structures that change not only between transmit and receive but also between interfaces. Techniques to conduct these tests are described in detail. The benefits of these techniques can be increased with the use of the proper hardware and interactive, graphics-based software tools.

7 citations

Proceedings ArticleDOI
10 Sep 1990
TL;DR: The authors describe the Waveform and Vector Exchange Specification (WAVES), a proposed standard for the exchange of simulation and test vector information which captures all the information in the simulator stimulus languages and tester test vector languages, including multilevel value systems, tester formats, repeat and branch capabilities, and hierarchical test organization.
Abstract: The authors describe the Waveform and Vector Exchange Specification (WAVES), a proposed standard for the exchange of simulation and test vector information. They address the history of the WAVES effort, its requirements and objectives, the general architecture of WAVES data sets, and the WAVES design rationale. WAVES data sets describe waveforms (event streams) by defining the time histories of collections of logic signals. The waveform description style provided by WAVES supports an information model which captures all the information in the simulator stimulus languages and tester test vector languages, including multilevel value systems, tester formats, repeat and branch capabilities, and hierarchical test organization. An example shows how WAVES supports translation from ATE (automatic test equipment) test vectors to WAVES. >

7 citations

Patent
21 Nov 2007
TL;DR: In this paper, a method for use with automatic test equipment (ATE) includes programming the ATE to generate bursts, each of which corresponds to a signal characteristic produced by an ATE, and determining if the power levels for the bursts correspond to expected power levels of signal characteristics corresponding to the bursts.
Abstract: A method for use with automatic test equipment (ATE) includes programming the ATE to generate bursts, each of which corresponds to a signal characteristic produced by the ATE, obtaining power levels for the bursts, and determining if the power levels for the bursts correspond to expected power levels for signal characteristics corresponding to the bursts.

7 citations

Patent
Chow Ka Ho Colin1
15 Jul 2011
TL;DR: In this paper, an automatic test equipment (ATE) includes a circuit to split a stimulus signal, which contains both deterministic and random (noise floor) spectra contents, from a device under test (DUT) into a first signal and a second signal, and processing logic to estimate a first power of the deterministic stimulus signal and estimate a second total power based on the first channel signal and the second channel signal.
Abstract: Automatic test equipment (ATE) includes: a circuit to split a stimulus signal, which contains both deterministic and random (noise floor) spectra contents, from a device under test (DUT) into a first signal and a second signal; a first channel to receive the first signal, where the first channel adds a first noise floor to the first signal to produce a first channel signal; a second channel to receive the second signal, where the second channel adds a second noise floor to the second signal to produce a second channel signal, the first noise floor, the second noise floor and the DUT noise floor all being mutually uncorrelated; and processing logic to: estimate a first power of the deterministic stimulus signal, and estimate a second total power based on the first channel signal and the second channel signal.

7 citations

Patent
Tage Peter Sylvan1
10 Dec 1973
TL;DR: In this paper, the authors present a testing apparatus for backplane wiring that can determine if all desired connections exist and whether any undesired connections may be present and how to determine whether the desired connections are present.
Abstract: The testing apparatus disclosed herein is adapted to test backplane wiring so as to determine if all desired connections exist and whether any undesired connections may be present. Such backplanes typically comprise a multiplicity of terminal points which may be interconnected in arbitrary manner to form a plurality of networks of connected points. The tester employs an addressable switching and memory unit for each terminal point. When addressed, each point is first connected to a first bus and, when the addressing is terminated, is thereafter connected to a second bus, this second connection being maintained under the control of the memory or latch associated with each switching unit. Prior to being addressed, each point is in effect isolated by the switching unit and allowed to float in potential. As the successive points in a given network are addressed, the system tests for continuity between the first and second buses to determine if the desired connections exist. After all terminal points which should be in the selected network have been latched into connection with the second bus, all remaining points are commonly switched into connection with the first bus. Testing for isolation at this time determines whether any undesired connections affecting the selected network are present.

7 citations


Authors

Showing all 830 results

NameH-indexPapersCitations
John H. Lienhard6841918058
Todd Austin5516720607
Alexander H. Slocum444499393
Scott C. Noble30983495
D. R. LaFosse261392555
Tongdan Jin261132326
Thomas S. Cohen24372490
Mark W. Gailus21541851
R. Ryan Vallance20871081
Richard F. Roth18371104
Sepehr Kiani1528672
Frank W. Ciarallo14441066
Brian S. Merrow1434621
Philip T. Stokoe13261238
Ernest P. Walker1222252
Network Information
Related Institutions (5)
Infineon Technologies
33.9K papers, 230K citations

73% related

Texas Instruments
39.2K papers, 751.8K citations

72% related

Intel
68.8K papers, 1.6M citations

71% related

TSMC
22.1K papers, 256K citations

71% related

Nortel
9.3K papers, 265.2K citations

71% related

Performance
Metrics
No. of papers from the Institution in previous years
YearPapers
20223
20218
202020
201914
201811
201715