scispace - formally typeset
Search or ask a question
Institution

Teradyne

CompanyBoston, Massachusetts, United States
About: Teradyne is a company organization based out in Boston, Massachusetts, United States. It is known for research contribution in the topics: Signal & Automatic test equipment. The organization has 828 authors who have published 999 publications receiving 15695 citations.


Papers
More filters
Patent
09 May 2019
TL;DR: In this paper, the authors present an example process for powering, via a power supply, an active-matrix display panel comprised of picture elements; and identifying, based on an output of the power supply of the display, one or more picture elements in the display panel that are potentially defective.
Abstract: An example process includes: powering, via a power supply, an active-matrix display panel comprised of picture elements; and identifying, based on an output of the power supply, one or more picture elements in the active-matrix display panel that are potentially defective. The example process may also include identifying, among one or more of the picture elements that are potentially-defective, one or more picture elements that actually are defective.
Proceedings ArticleDOI
Pavel Gilenberg1
22 Oct 2012
TL;DR: A small form factor chassis that can be placed close to the UUT, which can be thought of as a Remote Test Head is an extension of the Master Chassis allowing the same instrumentation and software to be used as in the local system; therefore saving the System Designer and TPS Developer from having to design new instrumentation or writing new tests.
Abstract: Cabling from the Unit Under Test (UUT) to the Test System has become an increasingly difficult challenge to overcome. There are a few distinct challenges. The distance between the UUTs and the Test System has become a major challenge with today's high speed busses. Current UUTs and Test Systems have trouble driving long cable lengths of 10 meters or more due to signal integrity reasons, latency, and the skew across high speed busses which can run as fast as 5Gb/s. Also, multipoint busses such as PCI do not have support for external cabling solutions which makes testing difficult. Furthermore, limited space in the General Purpose Interface (GPI) prevents the tester from cabling out all necessary signals. This paper will explore a solution to these problems, which is to bring a piece of the Test System close to the UUT, instead of bringing the UUT close to the Test System. In most Test Systems, there exists a master chassis with instrumentation. The key to solving this problem is to create a small form factor chassis that can be placed close to the UUT, which can be thought of as a Remote Test Head. The Remote Test Head is an extension of the Master Chassis allowing the same instrumentation and software to be used as in the local system; therefore saving the System Designer and TPS Developer from having to design new instrumentation or writing new tests. The connection between the Test System and the Remote Test Head is optical thus alleviating problems with signal integrity. The connection allows the Remote Test Head and the Test System to be more than 10m apart while still maintaining a throughput of 5Gb/s even when going through a GPI.
Proceedings ArticleDOI
P. Hansen1
17 Sep 1990
TL;DR: It is shown that, where restricted physical access hampers in-circuit or cluster testing, virtual access provided by boundary scan device leads may offer the means of assuring a comprehensive test.
Abstract: Board-level boundary scan testing, focusing largely on the boundary scan EXTEST mode for structural testing of interconnects between boundary scan devices on a board and testing of conventional, nonscan components which cannot be accessed using traditional in-circuit or cluster test techniques, is dealt with. Strategies and test-nail placement for implementing various types of boundary scan testing are detailed. The strategies discussed are virtual interconnect, virtual in circuit, standard cluster testing, and virtual cluster testing. It is shown that, where restricted physical access hampers in-circuit or cluster testing, virtual access provided by boundary scan device leads may offer the means of assuring a comprehensive test. When both physical and virtual access is needed, this requirement must be taken into account during board design and factored into board layout to ensure successful implementation of the test. >
Patent
03 Dec 2001
TL;DR: In this paper, a technique for deskewing driver circuits allows differential signals to cross at or near their 50-points in an automatic test system, where variable delay circuits are disposed in series with each of the driver circuits.
Abstract: In an automatic test system, a technique for deskewing driver circuits allows differential signals to cross at or near their 50%-points. First and second driver circuits, respectively coupled to first and second inputs of a measurement circuit, each generate an edge that propagates toward the DUT and reflects back when it reaches an unmatched load at the DUT. The test system measures the time interval between the edge and its reflection, for each input of the measurement circuit. Variable delay circuits are disposed in series with each of the driver circuits. In response to the measured time intervals, the test system adjusts the variable delay circuits, to ensure that signals from the first and second driver circuits arrive at the DUT at substantially the same time.
Patent
20 Feb 2020
TL;DR: In this article, the authors describe a test system that includes a test carrier to receive a device to test and a test component to perform at least a structural test on the device.
Abstract: An example test system includes a test carrier to receive a device to test. The test carrier includes test components to perform at least a structural test on the device. The example test system also includes a slot to receive the test carrier. The slot includes an interface to which the test carrier connects to enable the test carrier to communicate with a system that is part of the test system or external to the test system.

Authors

Showing all 830 results

NameH-indexPapersCitations
John H. Lienhard6841918058
Todd Austin5516720607
Alexander H. Slocum444499393
Scott C. Noble30983495
D. R. LaFosse261392555
Tongdan Jin261132326
Thomas S. Cohen24372490
Mark W. Gailus21541851
R. Ryan Vallance20871081
Richard F. Roth18371104
Sepehr Kiani1528672
Frank W. Ciarallo14441066
Brian S. Merrow1434621
Philip T. Stokoe13261238
Ernest P. Walker1222252
Network Information
Related Institutions (5)
Infineon Technologies
33.9K papers, 230K citations

73% related

Texas Instruments
39.2K papers, 751.8K citations

72% related

Intel
68.8K papers, 1.6M citations

71% related

TSMC
22.1K papers, 256K citations

71% related

Nortel
9.3K papers, 265.2K citations

71% related

Performance
Metrics
No. of papers from the Institution in previous years
YearPapers
20223
20218
202020
201914
201811
201715