Patent
System comprising a semiconductor device and structure
Zvi Or-Bach,Brian Cronquist,Israel Beinglass,Jan Lodewijk de Jong,Deepak C. Sekar,Zeev Wurman +5 more
Reads0
Chats0
TLDR
In this article, a system includes a semiconductor device consisting of a first single crystal silicon layer comprising first transistors, first alignment marks, and at least one metal layer overlying the first single-crystalline silicon layer.Abstract:
A system includes a semiconductor device. The semiconductor device includes a first single crystal silicon layer comprising first transistors, first alignment marks, and at least one metal layer overlying the first single crystal silicon layer, wherein the at least one metal layer comprises copper or aluminum more than other materials; and a second single crystal silicon layer overlying the at least one metal layer. The second single crystal silicon layer comprises a plurality of second transistors arranged in substantially parallel bands. Each of a plurality of the bands comprises a portion of the second transistors along an axis in a repeating pattern.read more
Citations
More filters
Patent
Semiconductor device and structure
Zvi Or-Bach,Brian Cronquist +1 more
TL;DR: In this paper, a first layer and a second layer of layer-transferred mono-crystallized silicon, where the first layer comprises a first plurality of horizontally-oriented transistors, and the second layer includes a second plurality of vertically oriented transistors.
Patent
Method for fabrication of a semiconductor device and structure
TL;DR: In this article, a method to process an Integrated Circuit device including processing a first layer of first transistors, then processing a metal layer overlaying the first layer and providing at least one connection to the first Transistors, and finally processing a second layer of second transistors overlaying a first metal layer, wherein the second metal layer is connected to provide power to at least 1 of the second Transistors.
Patent
Semiconductor devices and methods of manufacturing the same
TL;DR: In this article, a gate pattern and a source/drain region are formed at both sides of the gate pattern, and the first insulation layer pattern having an exposed portion of the source/drain region, forming a silicide layer on the exposed source and drain region, and forming a second insulation layer covering the entire surface of the substrate.
Patent
3D semiconductor device and structure
TL;DR: In this article, an Integrated Circuit device including a first layer including first single crystal transistors; a second layer overlaying the first layer, the second layer including second single-crystal transistors, where the second-layer thickness is less than one micron, where a plurality of the first transistors is circumscribed by a first dice lane of at least 10 microns width, and there are no first conductive connections to the plurality of transistors that cross the first-dice lane.
Patent
Semiconductor structure and method for manufacturing the same
TL;DR: In this article, a method for manufacturing a semiconductor structure, comprising of a mask layer to cover the metal interconnect liners and forming openings, which expose the metal internals on the mask layer, is presented.
References
More filters
Patent
Method for laser thermal processing using thermally induced reflectivity switch
TL;DR: In this paper, a thermally induced reflectivity switch layer (60) is used to control heat transferred to a workpiece (W) process region (30 ) from laser radiation (10 ) using a thermically induced reflective switch layer.
Journal ArticleDOI
A single-chip programmable platform based on a multithreaded processor and configurable logic clusters
TL;DR: A configurable platform chip integrates most hardware blocks required in embedded system chip design, such as a 32b multithreaded RISC processor, configurable logic clusters, FIFO memories and control circuitry.
Patent
Microchannel plate and method of manufacturing microchannel plate
TL;DR: In this paper, a method of fabricating a multichannel plate is described, which includes providing a N layers, each layer having an array of wells formed therein, aligned and stacked.
Patent
Method of manufacturing a semiconductor device having buried elements with electrical characteristic
TL;DR: In this article, the authors disclosed a semiconductor device having electrical elements buried a SOI substrate and a manufacturing method thereof, the manufacturing method of the invention comprising the steps of: (a) forming a first isolating insulator layer at a seed wafer by using an isolation mask, depositing a second isolating INSulator layer overlying the first isolateinsulator layer and the seed Wafer, and defining contact holes by using a contact mask to form contacts on the seedWafer; depositing an insulating layer for connection on the handling wafer and performing a thermal process
Patent
Optoelectronic shutter, method of operating the same and optical apparatus including the optoelectronic shutter
TL;DR: In this paper, an optoelectronic shutter, a method of operating the same, and an optical apparatus including the opto-lectric shutter are provided, which includes a phototransistor which generates an output signal from incident input light and a light emitting diode serially connected to the phototelectric unit.