Proceedings ArticleDOI
Garp: a MIPS processor with a reconfigurable coprocessor
Jay Hauser,John Wawrzynek +1 more
- pp 12-21
Reads0
Chats0
TLDR
Novel aspects of the Garp Architecture are presented, as well as a prototype software environment and preliminary performance results, which suggest that a Garp of similar technology could achieve speedups ranging from a factor of 2 to as high as a factors of 24 for some useful applications.Abstract:
Typical reconfigurable machines exhibit shortcomings that make them less than ideal for general-purpose computing. The Garp Architecture combines reconfigurable hardware with a standard MIPS processor on the same die to retain the better features of both. Novel aspects of the architecture are presented, as well as a prototype software environment and preliminary performance results. Compared to an UltraSPARC, a Garp of similar technology could achieve speedups ranging from a factor of 2 to as high as a factor of 24 for some useful applications.read more
Citations
More filters
Proceedings ArticleDOI
Triggered instructions: a control paradigm for spatially-programmed architectures
Angshuman Parashar,Michael Pellauer,Michael Adler,Bushra Ahsan,Neal Crago,Daniel Lustig,Vladimir Pavlov,Antonia Zhai,Mohit Gambhir,Aamer Jaleel,Randy Allmon,Rachid Rayess,Stephen Maresh,Joel Emer +13 more
TL;DR: The approach provides a unified mechanism to avoid over-serialized execution, essentially achieving the effect of techniques such as dynamic instruction reordering and multithreading, which each require distinct hardware mechanisms in a traditional sequential architecture.
Proceedings ArticleDOI
Fast module mapping and placement for datapaths in FPGAs
TL;DR: By tailoring a compiler tree-parsing tool for datapath module mapping with a novel extension to the tree-covering algorithm, this is the first work to integrate simultaneous placement with module mapping in a way that preserves linear time complexity.
Patent
Methods and devices for treating and processing data
Martin Vorbach,Volker Baumgarte +1 more
TL;DR: In this paper, a clock preselecting means is designed in such a way that, depending on the state, a first clock is preselected at least at a first cell (PAE) and an additional clock is precomputed at least in an additional cell.
Patent
I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures
Martin Vorbach,Robert Münch +1 more
TL;DR: In this article, a general bus system is provided which combines a number of internal lines and leads them as a bundle to the terminals, and the bus system control is predefined and does not require any influence by the programmer.
Journal ArticleDOI
Automated custom instruction generation for domain-specific processor acceleration
TL;DR: The design of a system to automate the instruction set customization process is presented and generalization techniques are presented which enable the application-specific hardware to be more effectively used across a domain.
References
More filters
Book
Applied Cryptography: Protocols, Algorithms, and Source Code in C
Bruce Schneier,Phil Sutherland +1 more
TL;DR: This document describes the construction of protocols and their use in the real world, as well as some examples of protocols used in the virtual world.
Proceedings ArticleDOI
A high-performance microarchitecture with hardware-programmable functional units
Rahul Razdan,Michael D. Smith +1 more
TL;DR: A novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications through a coupling of compile-time analysis routines and hardware synthesis tools is explored.
Dissertation
Reconfigurable Architectures for General-Purpose Computing
André DeHon,Thomas F. Knight +1 more
TL;DR: MATRIX is developed, the first architecture to defer the binding of instruction resources until run-time, allowing the application to organize resources according to its needs, and it is shown that MATRIX yields 10-20$\times the computational density of conventional processors.
Journal ArticleDOI
Processor reconfiguration through instruction-set metamorphosis
TL;DR: The processor reconfiguration through instruction-set metamorphosis (PRISM) general-purpose architecture, which speeds up computationally intensive tasks by augmenting the core processor's functionality with new operations, is described.
Related Papers (5)
A high-performance microarchitecture with hardware-programmable functional units
Rahul Razdan,Michael D. Smith +1 more