scispace - formally typeset
Proceedings ArticleDOI

Garp: a MIPS processor with a reconfigurable coprocessor

Reads0
Chats0
TLDR
Novel aspects of the Garp Architecture are presented, as well as a prototype software environment and preliminary performance results, which suggest that a Garp of similar technology could achieve speedups ranging from a factor of 2 to as high as a factors of 24 for some useful applications.
Abstract
Typical reconfigurable machines exhibit shortcomings that make them less than ideal for general-purpose computing. The Garp Architecture combines reconfigurable hardware with a standard MIPS processor on the same die to retain the better features of both. Novel aspects of the architecture are presented, as well as a prototype software environment and preliminary performance results. Compared to an UltraSPARC, a Garp of similar technology could achieve speedups ranging from a factor of 2 to as high as a factor of 24 for some useful applications.

read more

Content maybe subject to copyright    Report

Citations
More filters
Proceedings ArticleDOI

Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?

TL;DR: In this article, the relative merits between different approaches in the face of technology constraints are analyzed for U-cores and the predictive power of their model depends upon U-core-specific parameters derived by measuring performance and power of tuned applications on today's state-of-the-art multicores, GPUs, FPGAs, and ASICs.
Proceedings ArticleDOI

Dynamically Specialized Datapaths for energy efficient computing

TL;DR: D Dynamically Specialized Datapaths are proposed to improve the energy efficiency of general purpose programmable processors and show that in most cases two DySER blocks can achieve the same performance as having a specialized hardware module for each path-tree.
Proceedings ArticleDOI

Processor acceleration through automated instruction set customization

TL;DR: This paper presents the design of a system to automate the instruction set customization process, which contains a compiler subgraphmatching framework that identifies opportunities to exploit and generalize the hardware to support more computationgraphs.
Journal ArticleDOI

Instruction generation for hybrid reconfigurable systems

TL;DR: This work presents an algorithm for simultaneous template generation and matching, which can be applied to any type of graph, including directed graphs and hypergraphs, and targets the strategically programmable system.
Journal ArticleDOI

Security on FPGAs: State-of-the-art implementations and attacks

TL;DR: This contribution provides a state-of-the-art description of security issues on FPGAs, both from the system and implementation perspectives, and summarizes both public and symmetric-key algorithm implementations on FGPAs.
References
More filters
Book

Applied Cryptography: Protocols, Algorithms, and Source Code in C

TL;DR: This document describes the construction of protocols and their use in the real world, as well as some examples of protocols used in the virtual world.
Book

Digital Halftoning

Proceedings ArticleDOI

A high-performance microarchitecture with hardware-programmable functional units

TL;DR: A novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications through a coupling of compile-time analysis routines and hardware synthesis tools is explored.
Dissertation

Reconfigurable Architectures for General-Purpose Computing

TL;DR: MATRIX is developed, the first architecture to defer the binding of instruction resources until run-time, allowing the application to organize resources according to its needs, and it is shown that MATRIX yields 10-20$\times the computational density of conventional processors.
Journal ArticleDOI

Processor reconfiguration through instruction-set metamorphosis

TL;DR: The processor reconfiguration through instruction-set metamorphosis (PRISM) general-purpose architecture, which speeds up computationally intensive tasks by augmenting the core processor's functionality with new operations, is described.
Related Papers (5)