Proceedings ArticleDOI
Garp: a MIPS processor with a reconfigurable coprocessor
Jay Hauser,John Wawrzynek +1 more
- pp 12-21
Reads0
Chats0
TLDR
Novel aspects of the Garp Architecture are presented, as well as a prototype software environment and preliminary performance results, which suggest that a Garp of similar technology could achieve speedups ranging from a factor of 2 to as high as a factors of 24 for some useful applications.Abstract:
Typical reconfigurable machines exhibit shortcomings that make them less than ideal for general-purpose computing. The Garp Architecture combines reconfigurable hardware with a standard MIPS processor on the same die to retain the better features of both. Novel aspects of the architecture are presented, as well as a prototype software environment and preliminary performance results. Compared to an UltraSPARC, a Garp of similar technology could achieve speedups ranging from a factor of 2 to as high as a factor of 24 for some useful applications.read more
Citations
More filters
Patent
Parallel multi-threaded processing
TL;DR: In this paper, a parallel, multi-threaded processor system and technique for arbitrating command requests is described, which includes a plurality of microengines, a plurality shared system resources and a global command arbiter.
Proceedings ArticleDOI
An efficient FPGA overlay for portable custom instruction set extensions
TL;DR: This work is presenting a fine-grained FPGA-like overlay architecture which can be implemented in the user logic of various FPGAs families from different vendors, and presenting different optimizations for dramatically reducing the implementation cost of the proposed overlay architecture.
Proceedings ArticleDOI
Enabling a Uniform Programming Model Across the Software/Hardware Boundary
Erik K. Anderson,Jason Agron,W. Peck,Jim Stevens,Fabrice Baijot,Ed Komp,Ron Sass,David L. Andrews +7 more
TL;DR: The hardware thread interface (HWTI) component provides an abstract, platform independent compilation target that enables thread and instruction-level parallelism across the software/hardware boundary.
Journal ArticleDOI
An optimal algorithm for minimizing run-time reconfiguration delay
TL;DR: This paper presents an efficient optimal algorithm for minimizing the run-time reconfiguration (context switching) delay of executing an application on a dynamically adaptable system, and proves the optimality and the efficiency of the algorithm.
Patent
Register set used in multithreaded parallel processor architecture
TL;DR: A parallel hardware-based multithreaded processor as discussed by the authors includes a general purpose processor that coordinates system functions and a plurality of microengines that support multiple hardware threads or contexts.
References
More filters
Book
Applied Cryptography: Protocols, Algorithms, and Source Code in C
Bruce Schneier,Phil Sutherland +1 more
TL;DR: This document describes the construction of protocols and their use in the real world, as well as some examples of protocols used in the virtual world.
Proceedings ArticleDOI
A high-performance microarchitecture with hardware-programmable functional units
Rahul Razdan,Michael D. Smith +1 more
TL;DR: A novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications through a coupling of compile-time analysis routines and hardware synthesis tools is explored.
Dissertation
Reconfigurable Architectures for General-Purpose Computing
André DeHon,Thomas F. Knight +1 more
TL;DR: MATRIX is developed, the first architecture to defer the binding of instruction resources until run-time, allowing the application to organize resources according to its needs, and it is shown that MATRIX yields 10-20$\times the computational density of conventional processors.
Journal ArticleDOI
Processor reconfiguration through instruction-set metamorphosis
TL;DR: The processor reconfiguration through instruction-set metamorphosis (PRISM) general-purpose architecture, which speeds up computationally intensive tasks by augmenting the core processor's functionality with new operations, is described.
Related Papers (5)
A high-performance microarchitecture with hardware-programmable functional units
Rahul Razdan,Michael D. Smith +1 more