Proceedings ArticleDOI
Garp: a MIPS processor with a reconfigurable coprocessor
Jay Hauser,John Wawrzynek +1 more
- pp 12-21
Reads0
Chats0
TLDR
Novel aspects of the Garp Architecture are presented, as well as a prototype software environment and preliminary performance results, which suggest that a Garp of similar technology could achieve speedups ranging from a factor of 2 to as high as a factors of 24 for some useful applications.Abstract:
Typical reconfigurable machines exhibit shortcomings that make them less than ideal for general-purpose computing. The Garp Architecture combines reconfigurable hardware with a standard MIPS processor on the same die to retain the better features of both. Novel aspects of the architecture are presented, as well as a prototype software environment and preliminary performance results. Compared to an UltraSPARC, a Garp of similar technology could achieve speedups ranging from a factor of 2 to as high as a factor of 24 for some useful applications.read more
Citations
More filters
Proceedings ArticleDOI
Measuring and utilizing the correlation between signal connectivity and signal positioning for FPGAs containing multi-bit building blocks
Andy Ye,Jonathan Rose +1 more
TL;DR: This paper examines the correlation between the positions of the signals in buses and the connectivity of these signals, and proposes a multi-bit routing architecture, which requires 12% less area to implement and requires 18% less configuration memory to store the configuration information.
Dynamically Reconfigurable Bio-inspired Hardware
TL;DR: In this article, the authors present a set of architectures, techniques, and methodologies for bio-inspired hardwaresystems, including neural networks, spiking neuron models, fuzzy systems, cellular automata and random boolean networks.
Journal ArticleDOI
Post-Silicon Microarchitecture
Chanchal Kumar,Aayush K. Chaudhary,Shubham Bhawalkar,Utkarsh Mathur,Saransh Jain,Adith Vastrad,Eric Rotenberg +6 more
TL;DR: This work proposes coupling a reconfigurable fabric with the CPU, on the same chip, via a simple and flexible interface to allow post-silicon development of application-specific microarchitectures.
Book ChapterDOI
Initial Analysis of the Proteus Architecture
TL;DR: The initial details of the ProteanARM architecture are described and some performance benefits gained through the use of custom function units are demonstrated, showing a promising performance increase compared to a standard ARMprocessor.
Proceedings ArticleDOI
Using FPGA technology towards the design of an adaptive fault tolerant framework
TL;DR: The framework proposes the use of an array of FPGA devices to implement a system that, after detecting an error caused by a fault, can adoptively reconfigure itself to achieve fault tolerance.
References
More filters
Book
Applied Cryptography: Protocols, Algorithms, and Source Code in C
Bruce Schneier,Phil Sutherland +1 more
TL;DR: This document describes the construction of protocols and their use in the real world, as well as some examples of protocols used in the virtual world.
Proceedings ArticleDOI
A high-performance microarchitecture with hardware-programmable functional units
Rahul Razdan,Michael D. Smith +1 more
TL;DR: A novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications through a coupling of compile-time analysis routines and hardware synthesis tools is explored.
Dissertation
Reconfigurable Architectures for General-Purpose Computing
André DeHon,Thomas F. Knight +1 more
TL;DR: MATRIX is developed, the first architecture to defer the binding of instruction resources until run-time, allowing the application to organize resources according to its needs, and it is shown that MATRIX yields 10-20$\times the computational density of conventional processors.
Journal ArticleDOI
Processor reconfiguration through instruction-set metamorphosis
TL;DR: The processor reconfiguration through instruction-set metamorphosis (PRISM) general-purpose architecture, which speeds up computationally intensive tasks by augmenting the core processor's functionality with new operations, is described.
Related Papers (5)
A high-performance microarchitecture with hardware-programmable functional units
Rahul Razdan,Michael D. Smith +1 more