Proceedings ArticleDOI
Garp: a MIPS processor with a reconfigurable coprocessor
Jay Hauser,John Wawrzynek +1 more
- pp 12-21
Reads0
Chats0
TLDR
Novel aspects of the Garp Architecture are presented, as well as a prototype software environment and preliminary performance results, which suggest that a Garp of similar technology could achieve speedups ranging from a factor of 2 to as high as a factors of 24 for some useful applications.Abstract:
Typical reconfigurable machines exhibit shortcomings that make them less than ideal for general-purpose computing. The Garp Architecture combines reconfigurable hardware with a standard MIPS processor on the same die to retain the better features of both. Novel aspects of the architecture are presented, as well as a prototype software environment and preliminary performance results. Compared to an UltraSPARC, a Garp of similar technology could achieve speedups ranging from a factor of 2 to as high as a factor of 24 for some useful applications.read more
Citations
More filters
Proceedings Article
Reconfigurable processor architectures: Varieties and representations
Damir Kirasic,Danko Basch +1 more
TL;DR: A proposal of the new ontology-based representation of reconfigurable processor architectures is proposed and an overview of the specification methods for them is given.
Proceedings ArticleDOI
Reconfigurable Functional Units for Scientific Superscalar Processors
TL;DR: This paper discusses the design process and evaluates the RFUs' ability to implement instruction dataflow graphs from scientific workloads, and creates several different reconfigurable functional unit (RFU) designs for superscalar multi-processor supercomputers.
Proceedings ArticleDOI
Implementing user and application specific algorithms within IP-methodology: a coarse-grain-approach
T. Ristimaki,Jari Nurmi +1 more
TL;DR: It is shown that modern silicon technologies already make it realistic to use the presented programmable and configurable IP block on SoC.
Proceedings ArticleDOI
Energy-Efficient Architecture for Embedded Software with Hard Real-Time Requirements in Partial Reconfigurable Systems
TL;DR: An Energy-efficient Architecture for Embedded Software (EAES), which uses a processor with dynamic voltage scaling capability and FPGA modules as the hardware platform, and extends directed acyclic graph with AND and OR relationship as the task model.
Proceedings ArticleDOI
A multiple context reconfigurable functional unit
M.C. Miller,D. Tabak +1 more
TL;DR: A design for a reconfigurable functional unit, based on dynamically programmable gate arrays, that provides multiple concurrent configuration contexts for the purpose of supporting multiple execution streams is proposed.
References
More filters
Book
Applied Cryptography: Protocols, Algorithms, and Source Code in C
Bruce Schneier,Phil Sutherland +1 more
TL;DR: This document describes the construction of protocols and their use in the real world, as well as some examples of protocols used in the virtual world.
Proceedings ArticleDOI
A high-performance microarchitecture with hardware-programmable functional units
Rahul Razdan,Michael D. Smith +1 more
TL;DR: A novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications through a coupling of compile-time analysis routines and hardware synthesis tools is explored.
Dissertation
Reconfigurable Architectures for General-Purpose Computing
André DeHon,Thomas F. Knight +1 more
TL;DR: MATRIX is developed, the first architecture to defer the binding of instruction resources until run-time, allowing the application to organize resources according to its needs, and it is shown that MATRIX yields 10-20$\times the computational density of conventional processors.
Journal ArticleDOI
Processor reconfiguration through instruction-set metamorphosis
TL;DR: The processor reconfiguration through instruction-set metamorphosis (PRISM) general-purpose architecture, which speeds up computationally intensive tasks by augmenting the core processor's functionality with new operations, is described.
Related Papers (5)
A high-performance microarchitecture with hardware-programmable functional units
Rahul Razdan,Michael D. Smith +1 more