Proceedings ArticleDOI
Garp: a MIPS processor with a reconfigurable coprocessor
Jay Hauser,John Wawrzynek +1 more
- pp 12-21
Reads0
Chats0
TLDR
Novel aspects of the Garp Architecture are presented, as well as a prototype software environment and preliminary performance results, which suggest that a Garp of similar technology could achieve speedups ranging from a factor of 2 to as high as a factors of 24 for some useful applications.Abstract:
Typical reconfigurable machines exhibit shortcomings that make them less than ideal for general-purpose computing. The Garp Architecture combines reconfigurable hardware with a standard MIPS processor on the same die to retain the better features of both. Novel aspects of the architecture are presented, as well as a prototype software environment and preliminary performance results. Compared to an UltraSPARC, a Garp of similar technology could achieve speedups ranging from a factor of 2 to as high as a factor of 24 for some useful applications.read more
Citations
More filters
Interfacing Java with Reconfigurable Hardware
TL;DR: This work proposes a transparent interface between the FPGA and the CPU, which runs a Java Virtual Machine (JVM), which allows regular Java method calls to be intercepted and executed by the FFPA.
DissertationDOI
General-purpose Reconfigurable Functional Cache architecture
TL;DR: This thesis proposes a new scheme to use the on-chip cache resources with the goal of utilizing it for a large domain of generalpurpose applications and increases cache access time by 1.3%.
Uma Introdução aos Processadores de Arquitectura Configurável
TL;DR: An overview of Configurable Architecture Processors is given, discussing implementation factors and showing examples of proposed architectures, to combine the versatility of software and the high-performance of hardware.
Design and architecture of automatically-generated energy-reducing coprocessors
TL;DR: This dissertation characterizes the utilization wall and proposes conservation cores as a means of surmounting its most pressing challenges and addresses many of these challenges through the development of an automated conservation core toolchain.
Patent
Verfahren und vorrichtung zur datenverarbeitung
TL;DR: In this paper, eine Kopplung eines herkommlichen, insbesondere sequenziellen Prozessors und eines rekonfigurierbaren Feldes von Datenverarbeitungseinheiten is discussed.
References
More filters
Book
Applied Cryptography: Protocols, Algorithms, and Source Code in C
Bruce Schneier,Phil Sutherland +1 more
TL;DR: This document describes the construction of protocols and their use in the real world, as well as some examples of protocols used in the virtual world.
Proceedings ArticleDOI
A high-performance microarchitecture with hardware-programmable functional units
Rahul Razdan,Michael D. Smith +1 more
TL;DR: A novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications through a coupling of compile-time analysis routines and hardware synthesis tools is explored.
Dissertation
Reconfigurable Architectures for General-Purpose Computing
André DeHon,Thomas F. Knight +1 more
TL;DR: MATRIX is developed, the first architecture to defer the binding of instruction resources until run-time, allowing the application to organize resources according to its needs, and it is shown that MATRIX yields 10-20$\times the computational density of conventional processors.
Journal ArticleDOI
Processor reconfiguration through instruction-set metamorphosis
TL;DR: The processor reconfiguration through instruction-set metamorphosis (PRISM) general-purpose architecture, which speeds up computationally intensive tasks by augmenting the core processor's functionality with new operations, is described.
Related Papers (5)
A high-performance microarchitecture with hardware-programmable functional units
Rahul Razdan,Michael D. Smith +1 more